[Home] [This version is outdated, a new version is here]
*Title...
*Search:...
*Read Me/FAQ/General Info...
**Spelling errors/mistyped words
Yes, I  know there are  spelling errors,  and things are  mistyped. It
seems no matter  how hard I try  my fingers hit 't'  twice when typing
'compatible' rendering it 'compattible' numerous, (thousands actually)
times.  I  don't have the  time or the will  to check the  spelling of
everything. Basic spell checking has been peformed. Please let me know
if  there is  anything that  would lead  to incorrect  information, or
something  is so  mangled  that  it needs  revising.  But  if you  can
basically  understand  what was  intended,  just  cope with  it.  Just
cope:-)

BTW, "110" port is  an "I/O" port that has been OCRed  badly, as is an
"1/0" port.

**Info needed on:...
**A note on VESA support of 486 chipsets....
**Datasheets:...
*_IBM...
*ACC Micro...
*ALD...
*ALi...
*AMD . . . . . . . [no datasheets, some info]...
*Chips & Technologies...
*Contaq  . . . . . [no datasheets, some info]...
*Efar Microsystems [no datasheets, some info]...
*ETEQ...
*Faraday...
*Forex . . . . . . [List only, no datasheets found]...
*Intel...
**82497/492   Cache Controller / Cache RAM (for P54 Pentium)    <Nov94
***Notes:...
***Info:...
***Configurations:...
***Features:...
**82498/493   Cache Controller / Cache RAM (for P54 Pentium)    <Nov94...
**
**Later chipsets (basic spec):
**440 series:...
**450NX  (?)            06/29/98:...
**?????  (Profusion)    c:99...
**800 series...
*Headland/G2...
**HTK320        386DX Chip Set                                 c:Sep91
***Info:...
***Configurations:...
***Features:
o   2-chip 80386DX PC/AT compatible solution
o   Supports CPU speeds of up to 40MHz
o   3167 Weitek and 80387 co-processor supported
o   Peripherals supported on local CPU bus
o   Port 92 functions
o   Posted backplane memory cycles
Cache
o   Direct mapped or 2-way set associative cache sizes of 32K, 
    64K and 128K
o   Internal tag RAMs
o   Zero wait-state write hits
o   Line burst capability from DRAM to cache
WriteBuffer
o   4 deep, 32-bit wide write buffers
o   Byte gathering
o   Full or partial write buffer hit Support
o   Out of order operation
Memory
o   4-bank DRAM Support
o   256K, 1M, 4M, 16M support (up to 256Mb)
o   Mix and match memory types
o   2/4-way or disabled interleaving and fast paging
o   CAS before RAS, or RAS Only Refresh
o   EMS 4.0 support
o   Single BIOS-ROM support 
o   System and Video BIOS in Single ROM

**HTK340        "Shasta" 486 Chip Set                          c:Jun92...
**Support Chips:
**HT44          Secondary Cache                                c:Jun92...
**Other:...
*HMC (Hulon Microelectronics)...
*Logicstar...
*Motorola...
*OPTi...
*PC CHIPS/Amptron/Atrend/ECS/Elpina/etc...
*SIS...
*Symphony...
*TI (Texas Instruments)...
*UMC...
*Unresearched:...
*VIA...
*VLSI...
*Western Digital...
*Winbond...
*ZyMOS...
*General Sources:...