[Home] [This version is outdated, a new version is here]
*Title...
*Search:...
*Read Me/FAQ/General Info...
**Cant find a chip?
Early chip sets have a title and a part no. to refer to the chip set
as a whole. As time went on the chip set became one chip, so later
chip sets are usually referred to by the part no. on the actual chip.
These are usually called "Single Chip" by the manufacture, although
they nearly always follow the 2-chip North/South-bridge paradigm. So
these are referred to by for example, "M1521/M1523" or "M1521/M23" for
short. If there is a part number for the chip set as a whole that has
precedence. Try the search function for a chip part no. and hopefully
it will turn up the chip set it was part of.
**Why this document is not GPL or a wiki...
**Definition of a chip set:...
**'chip set', 'chip-set' or 'chipset'?...
**What's not included:...
**Who made the first chip set?...
**Spelling errors/mistyped words...
**Info needed on:...
**A note on VESA support of 486 chipsets....
**Datasheets:...
*_IBM...
*ACC Micro...
*ALD...
*ALi...
*AMD . . . . . . . [no datasheets, some info]...
*Chips & Technologies...
*Contaq . . . . . [no datasheets, some info]...
*Efar Microsystems [no datasheets, some info]...
*ETEQ...
*Faraday...
*Forex . . . . . . [List only, no datasheets found]...
*Intel...
**82395SX Smart Cache 12/17/90
***Notes:...
**82396SX Smart Cache 12/17/90...
**82485 Turbo Cache (and 485Turbocache) c90...
**82489DX Advanced Programmable Interrupt Controller 10/12/92...
**82495DX/490DX DX CPU-Cache Chip Set <Sep91...
**82495XP/490XP Cache Controller / Cache RAM (for i860) 06/05/91...
**82496/491 Cache Controller / Cache RAM (for P5 Pentium) 03/22/93...
**82497/492 Cache Controller / Cache RAM (for P54 Pentium) <Nov94...
**82498/493 Cache Controller / Cache RAM (for P54 Pentium) <Nov94...
**
**Later chipsets (basic spec):
**440 series:...
**450NX (?) 06/29/98:...
**????? (Profusion) c:99...
**800 series...
*Headland/G2...
**HT44 Secondary Cache c:Jun92
***Info:...
***Versions:...
***Features:
General Features
o Support for 4868X/DX/DX2 CPUs
o System implementation with Headland’s HTK340 chip set and future
486 chip sets
o 16, 20, 25 and 33 MHz CPU speeds
Memory Configurations
o 32KB, 64KB, 128KB, 256KB, 512KB & 1MB cache sizes
o 25ns SRAMs required at 33 MHz
o Asynchronous and synchronous SRAMs are supported
o Programmable write-protected and non-cacheable regions are
supported through the chip set
Architecture
o Look-Aside
o Write through
o Direct mapped
o Integrated tag comparator
o Zero wait state cache hits
o Simultaneous 486 and secondary cache update on read miss
o 486 line burst cycle support
Package & Die
o 84-pin PLCC
o LSI Logic’s 0.7 micron HCMOS process
**Other:...
*HMC (Hulon Microelectronics)...
*Logicstar...
*Motorola...
*OPTi...
*PC CHIPS/Amptron/Atrend/ECS/Elpina/etc...
*SIS...
*Symphony...
*TI (Texas Instruments)...
*UMC...
*Unresearched:...
*VIA...
*VLSI...
*Western Digital...
*Winbond...
*ZyMOS...
*General Sources:...
(c) Copyright mR_Slugs Warehouse - All rights Reserved