[Home] [This version is outdated, a new version is here]
*Title...
*Search:...
*Read Me/FAQ/General Info...
*_IBM...
*ACC Micro...
*ALD...
*ALi...
*AMD . . . . . . . [no datasheets, some info]...
*Chips & Technologies...
*Contaq . . . . . [no datasheets, some info]...
**82C599 PCI-VLB Bridge [no datasheet, some info] ?
82C599 PCI-VLB Bridge referenced in:
http://web.mit.edu/netbsd/src/sys/dev/pci/pcidevs
from:
https://web.archive.org/web/20050313090427/http://www.os2forum.or.at/english/info/os2hardwareinfo/pci_chips.html
"The Contaq Chipset (Contaq: 1080/4224) (8/27/95)
The Contaq 82C599 is paired with one of their 486VL chipsets (82C596
or 82C597) and bridges directly from the 486 CPU to the PCI bus.
Paraphrased from the Contaq spec.:
The 82C596 system controller provides the CPU interface, VESA bus
interface, ISA bus controller, etc. The 82C599 PCI controller provides
the bridge between PCI master/slave agent and the ISA/VESA standard
expansion bus; it arbitrates all the bus transactions between host
CPU, PCI agent, VESA device, and ISA device.
(Which sounds to me like the PCI bus is attached to the VL bus, rather
than to the CPU, which will cause PCI performance degradation.)"
**82C693 PCI-ISA Bridge [no datasheet] ?...
*Efar Microsystems [no datasheets, some info]...
*ETEQ...
*Faraday...
*Forex . . . . . . [List only, no datasheets found]...
*Intel...
**82495DX/490DX DX CPU-Cache Chip Set <Sep91
***Notes:...
***Info:...
***Configurations:...
***Features:...
**82495XP/490XP Cache Controller / Cache RAM (for i860) 06/05/91...
**82496/491 Cache Controller / Cache RAM (for P5 Pentium) 03/22/93...
**82497/492 Cache Controller / Cache RAM (for P54 Pentium) <Nov94...
**82498/493 Cache Controller / Cache RAM (for P54 Pentium) <Nov94...
**
**Later chipsets (basic spec):
**440 series:...
**450NX (?) 06/29/98:...
**????? (Profusion) c:99...
**800 series...
*Headland/G2...
*HMC (Hulon Microelectronics)...
*Logicstar...
*Motorola...
**IBM AT: MC146818 Real Time Clock <84
***Info:...
***Versions:...
***Features:
o Low-Power, High-Speed, High-Density CMOS
o Internal Time Base and Oscillator
o Counts Seconds, Minutes, and Hours of the Day
o Counts Days of the Week, Date, Month, and Year
o 3 V to 6 V Operation
o Time Base Input Options: 4.194304 MHz, 1.048576 MHz, or 32,768 kHz
o Time Base Oscillator for Parallel Resonant Crystals
o 40 to 200 uW Typical Operating Power at Low Frequency Time Base
o 4.0 to 20 mW Typical Operating Power at High Frequency Time Base
o Binary or BCD Representation of Time, Calendar, and Alarm
o 12- or 24-Hour Clock with AM and PM in 12-Hour Mode
o Daylight Savings Time Option
o Automatic End of Month Recognition
o Automatic Leap Year Compensation
o Microprocessor Bus Compatible [this means absolutely nothing]
o MOTEL Circuit for Bus Univerality
o Multiplexed Bus for Pin Efficiency
o Interfaced with Software as 64 RAM Locations
o 14 Bytes of Clock and Control Registers
o 50 Bytes of General Purpose RAM
o Status Bit Indicates Data Integrity
o Bus Compatible Interrupt Signals (IRQ)
o Three Interrupts are Separately Software Maskable and Testable
Time-of-Day Alarm, Once-per-Second to Once-per-Day
Periodic Rates from 30.5 us to 500 ms
End-of-Clock Update Cycle
o Programmable Square-Wave Output Signal
o Clock Output May Be Used as Microprocessor Clock Input
At Time Base Frequency /1 or /4
o 24-Pin Dual-In-Line Package
*OPTi...
*PC CHIPS/Amptron/Atrend/ECS/Elpina/etc...
*SIS...
*Symphony...
*TI (Texas Instruments)...
*UMC...
*Unresearched:...
*VIA...
*VLSI...
*Western Digital...
*Winbond...
*ZyMOS...
*General Sources:...
(c) Copyright mR_Slugs Warehouse - All rights Reserved