[Home] [This version is outdated, a new version is here]
*Title...
*Search:...
*Read Me/FAQ/General Info...
*_IBM...
*ACC Micro...
*ALD...
*ALi...
*AMD . . . . . . . [no datasheets, some info]...
*Chips & Technologies...
*Contaq . . . . . [no datasheets, some info]...
*Efar Microsystems [no datasheets, some info]...
*ETEQ...
*Faraday...
*Forex . . . . . . [List only, no datasheets found]...
*Intel...
**82495XP/490XP Cache Controller / Cache RAM (for i860) 06/05/91
***Notes:...
***Info:...
***Features:...
**82496/491 Cache Controller / Cache RAM (for P5 Pentium) 03/22/93...
**82497/492 Cache Controller / Cache RAM (for P54 Pentium) <Nov94...
**82498/493 Cache Controller / Cache RAM (for P54 Pentium) <Nov94...
**
**Later chipsets (basic spec):
**440 series:...
**450NX (?) 06/29/98:...
**????? (Profusion) c:99...
**800 series...
*Headland/G2...
**HTK340 "Shasta" 486 Chip Set c:Jun92
***Notes:...
***Info:
The HTK340 chip set is a two chip, high performance, cost-effective
solution for the 80486SX DX, and DX2 processing environments. In its
minimum configuration, this highly integrated chip set requires only
four external TTL devices to implement a fully compatible IBM PC/AT
system at speeds up to 33MHZ.
The HTK340 is based upon Headland's HTK320 Bus Architecture and
consists of the HT321-ISA Bus Controller and the HT342-Memory Control
Unit (MCU). Both chips are packaged in 184 pin plastic quad flat
packs.
The HTK340 is unique in that it provides performance approximating
that of large secondary cache systems, including the highest
performance write back cache architectures, without any external
cache. Secondary cache solutions should be considered in applications
that make use of multi-tasking and large model operating systems. The
Headland HT44 secondary cache was designed to meet the cost and
performance objectives for these applications. The key to this level
of performance is the 4-level deep write buffer, which includes byte
gathering for up to 32-bit DRAM writes.
Due to the effectiveness of the primary cache internal to the 80486
most of the bus activity in a PC/AT compatible environment consists of
writes. Indeed, this write activity consists almost exclusively of
writes of either bytes or Words (16 bit entities). In addition, much
of this write activity is into sequential memory locations. The byte
gathering feature of the buffer has the effect of reducing the number
of memory accesses required. Since the 80486 can always write into the
buffer with zero wait states (assuming the buffer is not full), and
the buffer can empty faster than it can be filled for most write
activity, the net effect is that the writes from the CPU never cause a
wait state.
The HTK340 can support Peripheral Devices such as VGA or SCSI on the
local processor bus, or any other devices that are designed to work
within the 80486 bus protocol and timing. By eliminating the ISA
backplane bottleneck, system designers can greatly improve the
performance of functions such as graphics generation and disk access.
The HTK340 supports up to 4 banks of DRAM, configurable as 1-4
banks. This flexible memory architecture allows for any memory type,
from 256K to 16M devices, in any bank. Maximum system performance is
achieved from the DRAM banks through various means, including
interleaving of memory banks and/or paging, and CAS before RAS
refresh. The memory can also be tuned to maximum potential through the
use of extensive DRAM timing control registers. These controls
include: precharge time, access time on reads, active time on writes,
as well as CAS and RAS delays. In addition, further system perfor-
mance is gained by separate timing parameters on the read and write
cycles which allow system designers to take maximum advantage of the
pipelined structure of the chip set.
The HTK340 also supports extensive mapping registers, which allow
system designers to take maximum advantage of system memory. The chip
set supports Shadow/Remap in 16K blocks between the 640K and 1M
boundaries, and eliminates the requirement for external decoding logic
by supporting 26 programmable non-cache regions. Devices which meet
HTK340 local bus requirements may be implemented without external
TTL. The mapping structure of the HTK340 provides for a single 8-bit
EPROM to be used for both the System and Video BIOS, further reducing
system chip count and cost.
***Configurations:...
***Features:...
**Support Chips:
**HT44 Secondary Cache c:Jun92...
**Other:...
*HMC (Hulon Microelectronics)...
*Logicstar...
*Motorola...
*OPTi...
*PC CHIPS/Amptron/Atrend/ECS/Elpina/etc...
*SIS...
*Symphony...
*TI (Texas Instruments)...
*UMC...
*Unresearched:...
*VIA...
*VLSI...
*Western Digital...
**Other Chips:
SYSTEMS LOGIC/PERIPHERAL DEVICES
WD16C451, WD16C551 - Enhanced Asynchronous Communications Element (ACE) with Parallel Port
WD16C452, WD16C552 - Dual Enhanced Asynchronous Communications Element (ACE)
WD16C550 Enhanced Asynchronous Communications Element (ACE) with FIFOs
WD76C10AlLP/LV ISA-Based System Controller for 80386SX and 80286 Desktop and Portable Compatibles
WD76C20/LV Floppy Disk Controller, Real Time Clock, IDE Interface, and Support Logic Device
WD76C30/LV Peripheral Controller, Interrupt Multiplexer, and Clock Generator Device
WD7710/LP ISA-Based System Controller with Cache for 80386SX and 80286 Desktop and Portable Compatibles
WD7910/LP ISA-Based System Controller with Cache for 80386SX and 80286 Desktop and Portable Compatibles
IMAGING DEVICES
ICS90C61A Dual Video/Memory Clock Generator
ICS90C63 Dual Video/Memory Clock Generator
ICS90C64 Dual Video/Memory Clock Generator
WD90C00 VGA Controller (8514/A clone, max 1MB, 1024x768x16, 800x600x256)
WD90C01 8514/A for laptops
WD90C10 VGA, 256KB
WD90C11, WD90C11A Enhanced VGA Controller (max 512KB, 1024x768x16, 800x600x256)
WD90C20, WD90C20A VGA Flat Panel Display Controller (800x600x16, 640x460x256, 32 shades gray)
WD90C22 VGA Flat Panel Display Controller (800x600x16, 640x460x256, 64 shades gray)
WD90C24/A/A2 SVGA, max 1MB, 1280x1024x16, 1024x768x16, LCD, VESA-LB, 3.3 or 5V
WD90C26 VGA Flat Panel Display Controller
WD90C30 High Performance Video Controller (max 1MB, 1024x768x256, 1024x768x16)
WD90C31 Accelerator Video Controller (max 1MB, 1024x768x256, 1280x1024x16)
WD90C33 Same as WD90C31 but with, max 2MB, VESA-LB, 1280x1024x256, 1280x1024x16)
WD90C55 VGA LCD Interface
WD90C56 VLBI (Video Local Bus Interface), for WD90C30/31, VESA not mentioned.
WD9710 Pipelined, 32bit core, 64bit RAM, 24bit RAMDAC, PCI/VLB
WD9712 similar to WD9710
STORAGE DEVICES
WD10C01A Winchester Disk Controller
WD10C27 Data Separator
WD33C92A Enhanced SCSI Bus Interface Controller
WD33C93B Enhanced SCSI Bus Interface Controller
WD33C95A, WD33C96A Enhanced Single-ended and Differential SCSI Bus Interface Controller
WD37C65C Floppy Disk Subsystem Controller Device
WD42C22C Winchester Disk Subsystem Controller Device
WD60C318 Optical Disk Drive Encoder/Decoder
WD60C40A Peripheral Cache Manager Device
WD60C80 Error Detection and Correction Chip (EDAC)
WD61C23A High Performance Hard Disk Controller
WD61C40A Peripheral Cache Manager Device
WD7000 ESDI Controller (16-bit ISA)
WD7193 Fast SCSI-II PCI adapter, 33C296A-ZX chip
WD7197 Fast Wide version of WD7193
WD7296A Fast Wide SCSI-II (PCI?), possibly WD34C296 chip
*Winbond...
*ZyMOS...
*General Sources:...
(c) Copyright mR_Slugs Warehouse - All rights Reserved