[Home] [This version is outdated, a new version is here]
*Title...
*Search:...
*Read Me/FAQ/General Info...
*_IBM...
*ACC Micro...
*ALD...
*ALi...
**Notes:
ALi (Acer Laboratories Incorporated) changed its name to ULi. nVidia
bought ULi.
**M1207 286 Single Chip [no datasheet] ?...
**M1217/M1209 386SX/SLC Single Chip (40MHz) [no datasheet] c91...
**M1219 386DX/486 ISA Cache? Single Chip [no datasheet] ?
**M1419 386DX/486 ISA Cache Single Chip [no datasheet] c91
**Ml429/31/35 486 VLB/PCI/ISA [no datasheet, some info] cOct93...
**M1439/31/45 486 VLB/PCI/ISA [no datasheet, some info] <May95...
**M1489/87 FinALi-486 PCI Chipset <Feb95...
**M???? Genie, Quad Pentium [no datasheet, some info] c95...
**M1451/49 Aladdin (Pentium) [no datasheet] ?...
**M1511/12/13 Aladdin II (Pentium) [no datasheet, some info] >Apr95...
**M1521/23 Aladdin III 50-66MHz <Nov96...
**M1531/33/43 Aladdin IV & IV+ 50-83.3MHz <05/28/97...
**M1541/42/33/43 Aladdin V & V+ 50-100MHz ?...
**M1561/43/35D Aladdin 7 ArtX [no datasheet, some info] 11/08/99...
**M6117 386SX Single Chip PC <97...
**
**Support Chips:
**M1535/D South Bridge ?...
**
**May not exist:...
**Later Chipsets:...
**Other:...
*AMD . . . . . . . [no datasheets, some info]...
*Chips & Technologies...
*Contaq . . . . . [no datasheets, some info]...
*Efar Microsystems [no datasheets, some info]...
*ETEQ...
*Faraday...
*Forex . . . . . . [List only, no datasheets found]...
*Intel...
**????? (Profusion) c:99
Chips:
Memory Access Controller (MAC)
Data Interface Buffer (DIB)
CPUs: 8x P-III Xeon Oct
DRAM Types: SDRAM PC100 2-way Interleave dual channel
Max Mem: 32GB
ECC/Parity: ECC
AGP speed: N/A
Bus Speed: 100
PCI Clock/Bus: 1/3 PCI-66/64
**800 series...
*Headland/G2...
*HMC (Hulon Microelectronics)...
*Logicstar...
*Motorola...
*OPTi...
*PC CHIPS/Amptron/Atrend/ECS/Elpina/etc...
*SIS...
*Symphony...
*TI (Texas Instruments)...
*UMC...
*Unresearched:...
*VIA...
*VLSI...
*Western Digital...
**WD7700/LP System Chip Set for 80286 or 80386SX (Cache) <11/25/91
***Info:
****General:...
****WD7710/LP (System Controller):
INTRODUCTION
The WD7710 is the second generation single chip AT solution based on
the WD76C10A core. It is fabricated in 0.9 micron CMOS. The WD7710
provides 8 Kbytes of direct-mapped or two-way set associative
lookaside caching, a page-interleaved memory controller, and enhanced
power management features. Figure 1-1 [see datasheet] shows the block
diagram of the WD771O-based system.
The standard version of the WD7710 operates from 5 VDC (±10%)
supplies. An extended low-power version, the WD7710LP, can operate
with 3.3 VDC (±0.3V) or 5 VDC (±0.5V).
GENERAL DESCRIPTION
The WD7710 is designed for use in a high performance desktop AT
computer using an 80286 or 80386SX processor up to 25 MHz. The
WD7710LP has the features of the WD7710 and is designed to operate in
a high-performance notebook/laptop AT compatible computer using an
80286 or 80386SX processor.
WD7710
The WD7710 contains a high-performance memory controller with
programmable modes of operation. It supports non-page, zero wait state
read and write memory control. A maximum of four banks of 64 Kbit, 256
Kbit, 1 Mbit, 4 Mbit or 16 Mbit DRAM may be controlled, allowing up to
16 Mbytes of real or 32 Mbytes EMS (Expanded Memory Specification)
memory. Any combination of DRAM sizes may be used. In addition, the
WD7710 controls page mode DRAM or static column DRAM with page mode
operation.
The on-board memory can be allocated either to extended or EMS memory
in 128 Kbyte increments. Forty EMS registers support EMS 4.0
multitasking.
An internal self-tuning delay line is used for DMA and Bus Master
memory cycles. Delay line information is also used to adjust the
strength of the output drivers. This stabilizes the output rise and
fall times, which reduces ground noise and electromagnetic
interference (EMI).
EMS access to external RAM or ROM may be used to support Kanji or
other extended character sets.
The WD7710 interfaces with either an 80286 or 80386SX processor. The
processor type is automatically sensed at power-up. No extra logic is
required to interface with the 80386SX. The variation in processor
reset propagation delay is controlled to meet the strict reset timing
of the 80386SX.
WD7710LP
In addition to supporting all the features of the WD7710, the WD7710LP
also supports portable notebook/laptop computers. To provide this
support, the WD7710LP makes use of Power Management Control (PMC) for
powering down peripherals or the processor, which includes processor
stop clock, slow clock, automatic processor clock speed switching
modes and CAS before RAS slow refresh. Suspend and resume is supported
when low power DRAM is refreshed while the processor and other power
consuming devices are turned off. The power drain for the core logic
and VGA controller is less than 5 mA in this mode. Power and clock
speed may be controlled by the keyboard processor, transparently to
the 80286 or 80386SX.
The System Activity Monitor (SAM) provided by WD7710lP is a
transparent feature that replaces the functions previously performed
by software. It determines when the system has been idle for a
previously programmed period of time and determines a clean break
point in which to perform powerdown activities such as suspend.
****Other Chips:...
***Configurations:...
***Features:...
**WD7855 System controller for 80386SX <09/25/92...
**WD7900/LP/LV System Chip Set for 80286 or 80386SX (Cache) <11/25/91...
**WD8110 System controller for 80386DX/486 <11/30/93...
**
**Support Chips:
**WD76C20x Floppy, RTC, IDE and Support Logic Device <11/25/91...
**WD76C30x Perip. Ctrl, Interrupt Multiplex, and Clock Gen <11/18/91...
**WD7615 Desktop Buffer Manager <04/15/92...
**WD7625 Desktop Buffer Manager <10/01/92...
**WD8120LV Super I/O [no datasheet] ?
**Other Chips:...
*Winbond...
*ZyMOS...
*General Sources:...
(c) Copyright mR_Slugs Warehouse - All rights Reserved