[Home] [This version is outdated, a new version is here]
*Title...
*Search:...
*Read Me/FAQ/General Info...
*_IBM...
*ACC Micro...
*ALD...
*ALi...
**M???? Genie, Quad Pentium [no datasheet, some info] c95
***Notes:...
**M1451/49 Aladdin (Pentium) [no datasheet] ?...
**M1511/12/13 Aladdin II (Pentium) [no datasheet, some info] >Apr95...
**M1521/23 Aladdin III 50-66MHz <Nov96...
**M1531/33/43 Aladdin IV & IV+ 50-83.3MHz <05/28/97...
**M1541/42/33/43 Aladdin V & V+ 50-100MHz ?...
**M1561/43/35D Aladdin 7 ArtX [no datasheet, some info] 11/08/99...
**M6117 386SX Single Chip PC <97...
**
**Support Chips:
**M1535/D South Bridge ?...
**
**May not exist:...
**Later Chipsets:...
**Other:
M2228 Video
M2301 Video
M2302 Video
M2308 Video
M2401 Video
M3125 Video
M3135 Video (super VGA)
M3143 Video
M3145 PCI Video
M3145 VLB/PCI 3D Video
M3147V PCI Video
M3149 Video
M3151 PCI 3D Video, 4MB MAX
M3307 MPEG Video Decoder Chip
M3309 MPEG-II Video Decoder Chip
M3321 MPEG-II A/V Decoder Chip
M3351 MPEG-II Video Decoder Chip
M4803 PCI EIDE Controller
M5105 VLB Super I/O Controller FDD/HDD/LPT/2xCOM/GAME
M5113 Superset of 5105, with PnP, ECP/EPP LPT and IR port
M5119 Super I/O
M5123 Super I/O PnP/2xCOM/IR port/Keyboard (For Phoenix BIOS)
M5125 same as M5123 but for AMI
M513? Super I/O PnP/Keyboard
M5135F Super I/O PnP/Keyboard/IR
M514? Super I/O PnP/Keyboard/IR/2xCOM/
M5213 PCI IDE
M5217/H Super I/O
M5219 PCI? Bus mastering EIDE
M5225 PCI? EIDE
M5229 PCI? Bus mastering EIDE
M5235 Super I/O
M5237 PCI USB Host
M5240 PCI? EIDE
M5241 PCMCIA Bridge
M5242 ?
M5244 FDD
M5427 PCI-AGP Bridge
M5451 Audio
M5453 Modem
M5455 Audio
*AMD . . . . . . . [no datasheets, some info]...
*Chips & Technologies...
*Contaq . . . . . [no datasheets, some info]...
*Efar Microsystems [no datasheets, some info]...
*ETEQ...
*Faraday...
*Forex . . . . . . [List only, no datasheets found]...
*Intel...
**82485 Turbo Cache (and 485Turbocache) c90
***Notes:...
***Info:...
***Versions:...
***Features:...
**82489DX Advanced Programmable Interrupt Controller 10/12/92...
**82495DX/490DX DX CPU-Cache Chip Set <Sep91...
**82495XP/490XP Cache Controller / Cache RAM (for i860) 06/05/91...
**82496/491 Cache Controller / Cache RAM (for P5 Pentium) 03/22/93...
**82497/492 Cache Controller / Cache RAM (for P54 Pentium) <Nov94...
**82498/493 Cache Controller / Cache RAM (for P54 Pentium) <Nov94...
**
**Later chipsets (basic spec):
**440 series:...
**450NX (?) 06/29/98:...
**????? (Profusion) c:99...
**800 series...
*Headland/G2...
*HMC (Hulon Microelectronics)...
*Logicstar...
*Motorola...
*OPTi...
*PC CHIPS/Amptron/Atrend/ECS/Elpina/etc...
*SIS...
*Symphony...
*TI (Texas Instruments)...
*UMC...
*Unresearched:...
*VIA...
*VLSI...
**VL82C521/522 Lynx/M ?
***Info:
The VL82C520 Lynx/M chipset is VLSI's system solution optimized for
the expanding mobile Pentium market. Carrying forward VLSI's mobile
strategy and leveraging successful desktop innovations to offer a
complete solution, Lynx/M leaps forward and integrates the system
controller into a single Ball Grid Array (BGA) package. Included in
the Lynx/M solution is a PCI "Super I/O" controller that integrates
all the standard mobile peripherals. The Lynx/M offers a total
solution compatible with the Common Architecture industry standard
implementing highly efficient DDMA (Distributed DMA), Serial IRQ, and
features for primary PCI hot docking using a Common Architecture
compatible PCI to PCI bridge in the docking station.
Lynx/M System Controller; VL82C521
Packaged in a space-efficient low-profile 352 BGA, the Lynx/M System
Controller is the heart of the solution. BGA packaging allows
integrating functions usually partitioned into multiple packages. the
integrated functions include a 66Mhz CPU interface, 3.3V mobile PCI
2.1 compliant bus controller, 64-bit SDRAM, EDO, and FPM DRAM
controller with nine-deep fast access smart write-buffers, on-board L2
256KB write-back cache controller, and VLSI's WATTSmart power
management control. The DRAM interface provides drive for up to 24
memory devices thereby eliminating the need for external
drivers. Also, selecting SDRAM provides the opportunity to implement a
high performance system without an L2 cache.
Lynx/M Peripheral Controller; VL82C522
The Lynx/M chipset also includes a PCI Super I/O device, the Lynx/M
Mobile Peripheral Controller (MPC). This device, also packaged in a
low-profile 352 BGA, integrates a PCI 2.1 compliant bus interface, a
fully buffered Bus Mastering IDE controller, an '077 floppy disk
controller, Enhanced Capabilities Port (ECP), two 16550 UARTs with
modem functionality, an SMB/I2C bus, an IrDA 1.1 compatible Fast
Infrared communications port with ASK functionality, a Real-Time
Clock, two pulse-width modulator outputs (PWM), and a 33MHz 8052
microcontroller. Two on-board PLLs with buffering provide all the
required system clocks from only two crystal inputs, 14.318MHz and
32KHz.
A sub-ISA bus supporting 8- or 16-bit I/O or DDMA transfers, and ISA
Bus Mastering supports audio devices. Additionally, eight positive PCI
address decodes provide support to Sub-ISA peripherals.
The 8052 provides the keyboard controller functionality with built-in
scan for matrix keyboards and system boot controller functionality to
completely wake up any part or all of the system from any level of
suspend. The wake-up event can be a system event, timer, or any key
depression on the keyboard. The MPC also provides up to 25 GPIO pins
with expansion capabilities to provide flexible control of system
components.
Singular ROM architecture enabled by the integrated 8052 keyboard
controller saves both PCB space and cost by permitting a solitary ROM,
Flash, or SRAM device to be used for keyboard, graphics and system
BIOS.
WATTSMART Power Management
Incorporated in the Lynx/M chipset, the WATTSmart is a System
Management Mode-based power management system. WATTSmart includes
multiple system event monitoring, a watchdog timer, System Management
Interrupt (SMI) generation, multiple I/O traps, CPU Stop Clock
control, and provides three general purpose system Management I/O pins
(SMIOs) for control and monitoring of external devices.
Virtually all activity resources are available as speed up events and
to generate SMIs. SMIs can be generated by activity or after a period
of inactivity. An SMI that is generated from activity is generally for
a powered-down device, and the SMM handler can restore the device to
normal operation. An SMI from activity can also be used to resume the
system, start the clocks, etc.
Background
Lynx/M incorporates functions from previous desktop and mobile
chipsets. Baselinning from proven core system blocks and modifying to
reflect new market requirements allows VLSI to meet the Time-To-Market
expectations while minimizing risk.
Utilizing high-pin count BGA packaging allows Lynx/M to reduce board
space requirements by greater than 45%. this allows room on the PCB
for additional functionality while reducing the complexity of
multi-layer system boards.
Accessing VLSI's internal fab technology allows Lynx/M a path to an
advanced 0.6um CMOS process thereby achieving a true 3.3V system
without performance trade-offs.
***Configurations:...
***Features:...
**VL82C530 Eagle Ð c95...
**VL82C541/543 Lynx c95...
**VL82C591/593 SuperCore 590 c94...
**VL82C594/596/597 Wildcat c95...
**I/O Chips:
**VL82C106 Combination I/O chip ?...
**VL82C107 SCAMP Combination I/O chip ?...
**VL82C108 TOPCAT Combination I/O chip ?...
**VL82C110 Combination I/O chip ?...
**VL82C113 SCAMP Combination I/O chip ?...
**VL82C114 Combination I/O chip ?...
**Video: ...
**Disk:...
**Modems:...
**Other:...
**Not sure if they actually exist...
*Western Digital...
*Winbond...
*ZyMOS...
*General Sources:...
(c) Copyright mR_Slugs Warehouse - All rights Reserved