[Home] [This version is outdated, a new version is here]
*Title...
*Search:...
*Read Me/FAQ/General Info...
*_IBM...
*ACC Micro...
*ALD...
*ALi...
*AMD . . . . . . . [no datasheets, some info]...
*Chips & Technologies...
*Contaq  . . . . . [no datasheets, some info]...
*Efar Microsystems [no datasheets, some info]...
*ETEQ...
*Faraday...
*Forex . . . . . . [List only, no datasheets found]...
*Intel...
**450NX  (?)            06/29/98:
Chips:
[82454NX] (PXB) [82453NX] (MUX) 
[82452NX] (RCG) [82451NX] (MIOC) 
[82371EB] (PIIX4E),                            
CPUs:          Single/Dual/Quad P-II Xeon/P-III Xeon
DRAM Types:    FPM EDO 2-way Interleave 4-way Interleave
Mem Rows:      8
DRAM Density:  16Mbit 64Mbit
Max Mem:       8GB
ECC/Parity:    Both
AGP speed:     N/A
Bus Speed:     100
PCI Clock/Bus: 1/3


**?????  (Profusion)    c:99...
**800 series...
*Headland/G2...
*HMC (Hulon Microelectronics)...
*Logicstar...
*Motorola...
*OPTi...
**82C822         PCIB (VLB-to-PCI bridge)                         c:94
***Notes:...
***Info:...
***Versions:...
***Features:
o   Fully compliant to the PCI V2.0 Specification 
o   Up to four PCI masters 
o   Supports system operational speeds of 25, 33, 40, and 50MHz 
o   Provides central arbiter to arbitrate the bus requests between: 
    - host CPU 
    - PCI masters 
    - DMA/ISA masters 
    - Refresh 
o   Offers programmable priority scheme for both the central arbiter 
    and DMA channels: 
    - Fixed 
    - Rotating 
    - Fixed/Rotating combination 
o   Burst mode PCI accesses to local memory support 
o   Combine host CPU sequential writes into PCI burst write cycles 
o   Interfaces with all OPTi's VL chipset solutions 
o   Single 208-pin PQFP (Plastic Quad Flat Pack) 


**Other:...
*PC CHIPS/Amptron/Atrend/ECS/Elpina/etc...
*SIS...
*Symphony...
*TI (Texas Instruments)...
*UMC...
*Unresearched:...
*VIA...
*VLSI...
*Western Digital...
*Winbond...
*ZyMOS...
*General Sources:...