[Home] [This version is outdated, a new version is here]
*Title...
*Search:...
*Read Me/FAQ/General Info...
*_IBM...
*ACC Micro...
*ALD...
*ALi...
*AMD . . . . . . . [no datasheets, some info]...
*Chips & Technologies...
**CS4021 ISA/486 (84021/84025) c92
***Info: ...
***Configurations:...
***Features:...
**CS4031 CHIPSet (84031/84035) 5/10/93...
**CS4041/5 CHIPSet (84041/84045) 2/10/95...
**CB8291 ELEAT [no datasheet] c90...
**CB8295 ELEATsx [no datasheet] c90...
**82C100 IBM PS/2 Model 30/Super XT ?...
**82C110 IBM PS/2 Model 30/Super XT ?...
**82C235 Single Chip AT (SCAT) c89...
**82C836 Single Chip 386sx (SCATsx) <91...
**F8680/A PC/CHIP Single-Chip PC c93...
**
**Support Chips:
**64200 (Wingine) High Performance 'Windows Engine' c:Oct91...
**82C206 Integrated Peripheral Controller c86...
**82C601/A Single Chip Peripheral Controller <08/30/90...
**82C607 Multifunction Controller <Jun88...
**82C710 Universal Peripheral Controller c:Aug90
***Info:
The 82C710 Universal Peripheral Controller (UPC) is a single chip
controller offering the complete I/P solution for the PC-XT & PC-AT
environments. The chip is an LSI implementation of the most commonly
used peripheral devices found in an IBM PC, XT or AT. It features 24
mA drivers for the output buffers, including the host data bus and
parallel port data bus. it incorporates one 16450 compatible UART, one
enhanced parallel port (with bi-directional capability), an IDE
compatible hard disk interface, a uPD72065B compatible floppy disk
controller, PS/2 type mouse logic, and various chip selects. Decoding
logic and support for main, auxiliary and standby power supplies and
software configurable base addresses for these devices, operational
modes and interrupts are also included. Power management aspects of
the 82C710 includes modular power down for each port, and software
oscillator disable. The hardware power management is done through the
PWRGD pin. When the chip is powered down (i.e. when PWRGD is inactive)
the current drawn is less than 250 microAmps, all the inputs are
disabled, and all outputs are tristated. The contents of all the
registers are preserved, as long as power supply to the 82C710 is
maintained.
The host interface is a PC compatible, (i.e. D0-D7, A0,A9, IOR, IOW,
AEN, MINTR, FINTR, PINTR, SINTR, and RESET), and can be connected
directly to the bus. The data buffers (D0-D7, PD0-PD7, IDED7) are
capable of sinking 24 mA @ 0.5V, the parallel port control signals are
open collector with internal pull up, and are capable of sinking 24 mA
@ 0.5V.
The UART implements a fully functional serial link. Programmable
character length, parity generation and detection, stop-bit generation
and baud rate generation are provided. Double buffering is used so
that precise synchronization is unnecessary. Status information is
accessible to the CPU by reading internal registers. MODEM control
lines are provided, as are internal diagnostic functionality and
interrupt prioritization. Support for an auxiliary power system (such
as that derived from a telephone line or R8232 link) permits a UPC in
a battery-powered device to consume no battery power until an incoming
character is detected.
The parallel port can be configured for output only (printer
application) or input and output (scanner application). The necessary
control signals are provided for use as a Centronics-compatible
(output only) parallel port. For scanner applications, a Cent-
ronics-like interface is used. Such an interface is utilized by the
RICOH 1830 scanner.
The configuration RAM and circuitry support programmable base
addresses for all registers internal to the UPC. This permits creation
of a menu-driven program for system configuration. Selection of
sources for interrupts, enabling and configuring of on-chip subsystems
(UARTs, parallel port, etc.) and control of the configuration process
itself are also handled with this RAM and its associated circuitry.
The remainder of this data sheet will consider each of the aforesaid
subsystems individually. Sections containing more general design data
for the chip as a whole are at the end along with electrical and
physical characteristics.
***Versions:...
***Features:...
**82C711 Universal Peripheral Controller II c:Jan91...
**82C712 Universal Peripheral Controller II c:Jan91...
**82C721 Universal Peripheral Controller III c:May93...
**82C735 I/O Peripheral Controller With Printgine c:Jul93...
**82C835 Single CHIP 386sx AT Cache Controller c:Apr91...
**F87000 Multi-Mode Peripheral Chip 11/23/93...
**Other:...
**Disk:...
**Video:...
*Contaq . . . . . [no datasheets, some info]...
*Efar Microsystems [no datasheets, some info]...
*ETEQ...
*Faraday...
*Forex . . . . . . [List only, no datasheets found]...
*Intel...
**82495DX/490DX DX CPU-Cache Chip Set <Sep91
***Notes:...
***Info:...
***Configurations:...
***Features:...
**82495XP/490XP Cache Controller / Cache RAM (for i860) 06/05/91...
**82496/491 Cache Controller / Cache RAM (for P5 Pentium) 03/22/93...
**82497/492 Cache Controller / Cache RAM (for P54 Pentium) <Nov94...
**82498/493 Cache Controller / Cache RAM (for P54 Pentium) <Nov94...
**
**Later chipsets (basic spec):
**440 series:...
**450NX (?) 06/29/98:
Chips:
[82454NX] (PXB) [82453NX] (MUX)
[82452NX] (RCG) [82451NX] (MIOC)
[82371EB] (PIIX4E),
CPUs: Single/Dual/Quad P-II Xeon/P-III Xeon
DRAM Types: FPM EDO 2-way Interleave 4-way Interleave
Mem Rows: 8
DRAM Density: 16Mbit 64Mbit
Max Mem: 8GB
ECC/Parity: Both
AGP speed: N/A
Bus Speed: 100
PCI Clock/Bus: 1/3
**????? (Profusion) c:99...
**800 series...
*Headland/G2...
*HMC (Hulon Microelectronics)...
*Logicstar...
*Motorola...
*OPTi...
*PC CHIPS/Amptron/Atrend/ECS/Elpina/etc...
*SIS...
*Symphony...
*TI (Texas Instruments)...
*UMC...
*Unresearched:...
*VIA...
*VLSI...
*Western Digital...
*Winbond...
*ZyMOS...
*General Sources:...
(c) Copyright mR_Slugs Warehouse - All rights Reserved