[Home] [This version is outdated, a new version is here]
*Title...
*Search:...
**IsIndex based search
In a web browser you can use isindex. type the term and press return:
 

**Form based search (requires the new HTML 2.0) 
On more modern browsers supporting HTML 2.0 you can now use forms:

 Form Search: 
                      
*Read Me/FAQ/General Info... *_IBM... *ACC Micro... *ALD... *ALi... *AMD . . . . . . . [no datasheets, some info]... *Chips & Technologies... *Contaq . . . . . [no datasheets, some info]... *Efar Microsystems [no datasheets, some info]... *ETEQ... *Faraday... *Forex . . . . . . [List only, no datasheets found]... *Intel... **????? (Profusion) c:99 Chips: Memory Access Controller (MAC) Data Interface Buffer (DIB) CPUs: 8x P-III Xeon Oct DRAM Types: SDRAM PC100 2-way Interleave dual channel Max Mem: 32GB ECC/Parity: ECC AGP speed: N/A Bus Speed: 100 PCI Clock/Bus: 1/3 PCI-66/64 **800 series... *Headland/G2... **HT44 Secondary Cache c:Jun92 ***Info:... ***Versions:... ***Features: General Features o Support for 4868X/DX/DX2 CPUs o System implementation with Headland’s HTK340 chip set and future 486 chip sets o 16, 20, 25 and 33 MHz CPU speeds Memory Configurations o 32KB, 64KB, 128KB, 256KB, 512KB & 1MB cache sizes o 25ns SRAMs required at 33 MHz o Asynchronous and synchronous SRAMs are supported o Programmable write-protected and non-cacheable regions are supported through the chip set Architecture o Look-Aside o Write through o Direct mapped o Integrated tag comparator o Zero wait state cache hits o Simultaneous 486 and secondary cache update on read miss o 486 line burst cycle support Package & Die o 84-pin PLCC o LSI Logic’s 0.7 micron HCMOS process **Other:... *HMC (Hulon Microelectronics)... *Logicstar... *Motorola... *OPTi... *PC CHIPS/Amptron/Atrend/ECS/Elpina/etc... *SIS... *Symphony... *TI (Texas Instruments)... *UMC... *Unresearched:... *VIA... *VLSI... *Western Digital... *Winbond... *ZyMOS... *General Sources:...

(c) Copyright mR_Slugs Warehouse - All rights Reserved