[Home] [This version is outdated, a new version is here]
*Title...
*Search:...
*Read Me/FAQ/General Info...
*_IBM...
*ACC Micro...
*ALD...
*ALi...
*AMD . . . . . . . [no datasheets, some info]...
*Chips & Technologies...
*Contaq  . . . . . [no datasheets, some info]...
*Efar Microsystems [no datasheets, some info]...
*ETEQ...
*Faraday...
*Forex . . . . . . [List only, no datasheets found]...
*Intel...
**?????  (Profusion)    c:99
Chips:         
Memory Access Controller (MAC)  
Data Interface Buffer (DIB)
CPUs:          8x P-III Xeon Oct
DRAM Types:    SDRAM PC100 2-way Interleave dual channel
Max Mem:       32GB
ECC/Parity:    ECC
AGP speed:     N/A
Bus Speed:     100
PCI Clock/Bus: 1/3 PCI-66/64



**800 series...
*Headland/G2...
*HMC (Hulon Microelectronics)...
*Logicstar...
*Motorola...
*OPTi...
*PC CHIPS/Amptron/Atrend/ECS/Elpina/etc...
*SIS...
**85C206     Integrated Peripheral Controller [no datasheet]         ?
***Notes:...
**5595       Pentium PCI System I/O                          <12/24/97...
**950        LPC I/O                                         <07/16/99...
**Other:...
**PII/III/Pro...
**Athlon etc...
*Symphony...
*TI (Texas Instruments)...
*UMC...
*Unresearched:...
*VIA...
*VLSI...
*Western Digital...
*Winbond...
**W86C452   I/O controller for IBM PC/AT                         Jul89
***Info:...
***Versions:...
***Features:
o  Easily interfaces to most popular microprocessors.
o  Dual-channel version of W86C450
o  Centronics printer interface
o  Independently controlled transmit, receive, line status, and data 
   set interrupts.
o  Programmable baud generator allows division of any input clock 
   by l to (2^16 -l) and generates the internal 16 x clock.
o  Independent receiver clock input.
o  MODEM control functions (CTS, RTS, DSR, DTR. RI. and DCD).
o  Fully programmable serial-interface characteristics:
   - 5, 6, 7. or 8-bit characters
   - Even, odd. or no-parity bit generation and detection
   - 1, 1.5 or 2-stop bit generation
o  False start bit detection.
o  TRl-STATE TTL drive capabilities for bidirectional data bus and 
   control bus on each channel
o  Internal diagnostic capabilities:
   - Loopback controls for communications link fault isolation
   - Break, parity, overrun, framing error simulation.
o  Fully prioritized interrupt system controls.

**W86C456   I/O controller [no datasheet]                            ?
**W860551/P UART with FIFO and Printer Port Controller             <94...
**
**Other:...
*ZyMOS...
*General Sources:...