[Home] [This version is outdated, a new version is here]
*Title...
*Search:...
*Read Me/FAQ/General Info...
*_IBM...
*ACC Micro...
*ALD...
*ALi...
*AMD . . . . . . . [no datasheets, some info]...
*Chips & Technologies...
*Contaq  . . . . . [no datasheets, some info]...
*Efar Microsystems [no datasheets, some info]...
*ETEQ...
*Faraday...
*Forex . . . . . . [List only, no datasheets found]...
*Intel...
**82395SX     Smart Cache                                     12/17/90
***Notes:...
**82396SX     Smart Cache                                     12/17/90...
**82485       Turbo Cache (and 485Turbocache)                      c90...
**82489DX       Advanced Programmable Interrupt Controller    10/12/92...
**82495DX/490DX DX CPU-Cache Chip Set                           <Sep91...
**82495XP/490XP Cache Controller / Cache RAM (for i860)       06/05/91...
**82496/491     Cache Controller / Cache RAM (for P5 Pentium) 03/22/93...
**82497/492   Cache Controller / Cache RAM (for P54 Pentium)    <Nov94...
**82498/493   Cache Controller / Cache RAM (for P54 Pentium)    <Nov94...
**
**Later chipsets (basic spec):
**440 series:...
**450NX  (?)            06/29/98:...
**?????  (Profusion)    c:99...
**800 series...
*Headland/G2...
**HT18          80386SX Single Chip                            c:Sep91
***Info:...
***Configurations:...
***Features:
o   Highly Integrated, Single Chip 80386SX AT Compatible Solution
o   Special Multiple Context Hardware EMS Support (LIM 4.0 compatible) 
    using 2 sets of 32 EMS Registers
o   Single or Dual BIOS
o   Shadow RAM support over entire C0000 to DFFFF Address range in 16K 
    increments, E0000 to FFFFF in 64K increments
o   Page Mode and 2-way Interleaving
o   Supports up to 12MHz AT Bus Clock
o   High Performance Muxed DRAM Interleave
o   Programmable DRAM timing
o   Asynchronous AT Bus Clock
o   Three-State Test Mode
o   16-Bit ROM BIOS Support

HT 18A/B Special Features
o   16 and 20 MHz CPU Clock Speeds
o   Supports up to 8M CPU Memory using combinations of 64K, 256K and 
    1M Devices
o   4 Bank, 4-way Interleave Mode

HT18C/25MHz Special Features
o   16, 20 and 25MHz CPU Clock Speeds
o   Supports up to 20M with EMS CPU Memory using combinations of 256K, 
    1M and 4M Devices

**HT21          386SX/286 Single Chip (20 MHz)                 c:Aug91...
**HT22          386SX/286 Single Chip (25 MHz)                 c:Sep91...
**HT25          3-volt Core Logic for 386SX                    c:Dec92...
**HT35          Single-Chip Peripheral Controller [partial info]     ?...
**HTK320        386DX Chip Set                                 c:Sep91...
**HTK340        "Shasta" 486 Chip Set                          c:Jun92...
**Support Chips:
**HT44          Secondary Cache                                c:Jun92...
**Other:...
*HMC (Hulon Microelectronics)...
*Logicstar...
*Motorola...
*OPTi...
*PC CHIPS/Amptron/Atrend/ECS/Elpina/etc...
*SIS...
*Symphony...
*TI (Texas Instruments)...
*UMC...
*Unresearched:...
*VIA...
*VLSI...
*Western Digital...
*Winbond...
**W86C450/P Universal Asynchronous Receiver/Transmitter         <Jul89
***Info:

GENERAL DESCRIPTION

The  W860450/P is an  improved specification  version of  the W86C250A
Universal  Asynchronous  Receiver/Transmitter  [UART).   The  improved
specifications   ensure   compatibility   with  the   state-of-the-art
CPUs. Functionally, the W860450/P is equivalent to the INS8250A of the
National  Semiconductor. The W86C450/P  is fabricated  using WINBOND‘s
CMOS process.  The W860450/P performs serial-to-parallel conversion on
data  characters received  from a  peripheral device  or a  MODEM, and
parallel-to-serial  conversion on  data characters  received  from the
CPU. The CPU can read the complete status of the W860450/P at any time
during the functional  operation. Status information reported includes
the  type  and   condition  operation.   Status  information  reported
includes  the type  and  condition of  the  transfer operations  being
performed by the  W860450/P, as well as any  error conditions (parity,
overrun, framing, or break interrupt).

The  W860450/P includes  a programmable  baud rate  generator  that is
capable of dividing the timing  reference clock input by divisors of l
to  (2^16 -  4),  and producing  16x  clock for  driving the  internal
transmitter logic. Provisions are also  included to use this 16x clock
to  capability and  a  processor-interrupt system.  Interrupts can  be
programmed  to  the  user's  requirements,  minimizing  the  computing
required to handle the communications link.

***Versions:...
***Features:...
**W86C451   I/O controller for IBM PC/AT/XT                     <Jul89...
**W86C452   I/O controller for IBM PC/AT                         Jul89...
**W86C456   I/O controller [no datasheet]                            ?
**W860551/P UART with FIFO and Printer Port Controller             <94...
**
**Other:...
*ZyMOS...
*General Sources:...