[Home] [This version is outdated, a new version is here]
*Title...
*Search:...
*Read Me/FAQ/General Info...
*_IBM...
*ACC Micro...
*ALD...
*ALi...
*AMD . . . . . . . [no datasheets, some info]...
*Chips & Technologies...
*Contaq . . . . . [no datasheets, some info]...
*Efar Microsystems [no datasheets, some info]...
*ETEQ...
*Faraday...
*Forex . . . . . . [List only, no datasheets found]...
*Intel...
**????? (Profusion) c:99
Chips:
Memory Access Controller (MAC)
Data Interface Buffer (DIB)
CPUs: 8x P-III Xeon Oct
DRAM Types: SDRAM PC100 2-way Interleave dual channel
Max Mem: 32GB
ECC/Parity: ECC
AGP speed: N/A
Bus Speed: 100
PCI Clock/Bus: 1/3 PCI-66/64
**800 series...
*Headland/G2...
*HMC (Hulon Microelectronics)...
*Logicstar...
*Motorola...
*OPTi...
*PC CHIPS/Amptron/Atrend/ECS/Elpina/etc...
*SIS...
**5101/5102/5103 Pentium/P54C PCI/ISA Chipset <04/02/95
***Notes:...
***Info:...
***Configurations:...
***Features:...
**5120 Pentium PCI/ISA Chipset (Mobile) <01/28/97...
**5501/5502/5503 Pentium/P54C PCI/ISA Chipset <04/02/95...
**5511/5512/5513 Pentium PCI/ISA <06/14/95...
**5571 (Trinity) Pentium PCI/ISA Chipset (75MHz) <12/09/96...
**5581/5582 (Jessie) Pentium PCI/ISA Chipset (75MHz) <04/15/97...
**5591/5592/5595 (David) Pentium PCI A.G.P. Chipset <01/09/98...
**5596/5513 (Genesis) Pentium PCI Chipset <03/26/96...
**5597/5598 (Jedi) Pentium PCI/ISA Chipset <04/15/97...
**530/5595 (Sinbad) Host, PCI, 3D Graphics & Mem. Ctrl.<11/10/98...
**540 (Spartan) Super7 2D/3D Ultra-AGP Single C.S.<11/30/99...
**55x SoC (System-on-chip) <03/14/02...
**
**Support chips:
**85C206 Integrated Peripheral Controller [no datasheet] ?...
**5595 Pentium PCI System I/O <12/24/97...
**950 LPC I/O <07/16/99...
**Other:...
**PII/III/Pro...
**Athlon etc...
*Symphony...
*TI (Texas Instruments)...
*UMC...
*Unresearched:...
*VIA...
*VLSI...
*Western Digital...
**FE2011 CPU Core Logic for PS/2 Model 30 Compatible c:87
***Info:...
***Versions:...
***Features:...
**FE3400/B 80286-Based AT Compatible CPU Core Logic (12 MHz) c:86...
**FE3500/B 80286-Based AT Compatible CPU Core Logic (12 MHz) c:87...
**FE3600/A/B/C 16/20MHz AT Chip set c:88...
**FE5300 CPU Core Logic for PS/2 Model 50/60 Compatibles c:87...
**FE5400 CPU Core Logic for PS/2 Model 50/60 Compatibles c:87...
**FE6500 CPU Core Logic for PS/2 Model 70/80 Compatibles c:88...
**WD6400SX/LP CPU Core Logic for PS/2 386SX Compatibles <90...
**WD6500 CPU Core Logic for PS/2 386DX/486 Compatible <90...
**WD7600A/LP/LV System Chip Set for 80286 or 80386SX <11/25/91...
**WD7700/LP System Chip Set for 80286 or 80386SX (Cache) <11/25/91...
**WD7855 System controller for 80386SX <09/25/92...
**WD7900/LP/LV System Chip Set for 80286 or 80386SX (Cache) <11/25/91...
**WD8110 System controller for 80386DX/486 <11/30/93...
**
**Support Chips:
**WD76C20x Floppy, RTC, IDE and Support Logic Device <11/25/91...
**WD76C30x Perip. Ctrl, Interrupt Multiplex, and Clock Gen <11/18/91...
**WD7615 Desktop Buffer Manager <04/15/92...
**WD7625 Desktop Buffer Manager <10/01/92
***Info:...
***Versions:...
***Features:
ADDRESS BUFFER FEATURES
o Allows WD7SC10A, WD7855, WD8110, WD7710, and WD7910 based designs
with WD7620/30 for laptop or notebook systems
o Will work in three different power supply modes:
- 3.3V only
- 5V only
- Mix mode 3.3V and 5V
o Direct connect to AT Address Bus SA1:19 and LA17:23 with 24 mA
drive
o Power Management Control (PMC) input MUX
o General purpose suspend/resume and power supply control logic
o Fifteen-bit Power Management Control (PMC) output register and
control logic
o Low power request and resume signal delay simplify the design of
the power supply
o Watchdog timer for system idle detection
o DRAM WE signal from WD7xc10 inversion and buffering
o RESIN output generation from reset switch (RSTSW)
o System Reset generation
o Chip select decoding for registers in the WD7625LV Data Buffer
Function
o 144-pin SQFP package
DATA BUFFER FEATURES
o Allows WD7SC10A, WD7855, WD7710, and WD7910 based designs with
WD7620/30 for laptop or notebook systems
o Will work in three different power supply modes:
- 3.3V only
- 5V only
- Mix mode 3.3V and 5V
o Direct connection to AT data bus; 20K integrated pull-up for
SD(0:7)
o Direct connection to IDE data bus
o Two general purpose 8-bit I/O registers:
- Register A
- Register B
o One general purpose 8-bit I/O Register C, with single bit
set/reset control
o One general purpose 1-bit I/O Register Y0
o One 4-bit general purpose input only Register Z
o DRQ multiplexing plus 20K integrated pull-down
o DACK demultiplexing
o SMEMR, SMEMW signals plus 22K internal pull-up
o 144-pin SOFP package
**WD8120LV Super I/O [no datasheet] ?
**Other Chips:...
*Winbond...
*ZyMOS...
*General Sources:...
(c) Copyright mR_Slugs Warehouse - All rights Reserved