[Home] [This version is outdated, a new version is here]
*Title...
*Search:...
*Read Me/FAQ/General Info...
*_IBM...
*ACC Micro...
*ALD...
*ALi...
*AMD . . . . . . . [no datasheets, some info]...
*Chips & Technologies...
*Contaq  . . . . . [no datasheets, some info]...
*Efar Microsystems [no datasheets, some info]...
*ETEQ...
*Faraday...
*Forex . . . . . . [List only, no datasheets found]...
*Intel...
**450NX  (?)            06/29/98:
Chips:
[82454NX] (PXB) [82453NX] (MUX) 
[82452NX] (RCG) [82451NX] (MIOC) 
[82371EB] (PIIX4E),                            
CPUs:          Single/Dual/Quad P-II Xeon/P-III Xeon
DRAM Types:    FPM EDO 2-way Interleave 4-way Interleave
Mem Rows:      8
DRAM Density:  16Mbit 64Mbit
Max Mem:       8GB
ECC/Parity:    Both
AGP speed:     N/A
Bus Speed:     100
PCI Clock/Bus: 1/3


**?????  (Profusion)    c:99...
**800 series...
*Headland/G2...
**HTK340        "Shasta" 486 Chip Set                          c:Jun92
***Notes:...
***Info:

The HTK340  chip set is  a two chip, high  performance, cost-effective
solution for the  80486SX DX, and DX2 processing  environments. In its
minimum configuration,  this highly integrated chip  set requires only
four external  TTL devices to  implement a fully compatible  IBM PC/AT
system at speeds up to 33MHZ.

The  HTK340  is based  upon  Headland's  HTK320  Bus Architecture  and
consists of the HT321-ISA  Bus Controller and the HT342-Memory Control
Unit  (MCU). Both  chips are  packaged in  184 pin  plastic  quad flat
packs.

The  HTK340 is unique  in that  it provides  performance approximating
that  of   large  secondary  cache  systems,   including  the  highest
performance  write  back  cache  architectures, without  any  external
cache. Secondary cache solutions  should be considered in applications
that make use of multi-tasking  and large model operating systems. The
Headland  HT44 secondary  cache  was  designed to  meet  the cost  and
performance objectives for these  applications.  The key to this level
of performance is  the 4-level deep write buffer,  which includes byte
gathering for up to 32-bit DRAM writes.

Due to  the effectiveness of the  primary cache internal  to the 80486
most of the bus activity in a PC/AT compatible environment consists of
writes.  Indeed, this  write activity  consists almost  exclusively of
writes of either  bytes or Words (16 bit  entities). In addition, much
of this write  activity is into sequential memory  locations. The byte
gathering feature of the buffer  has the effect of reducing the number
of memory accesses required. Since the 80486 can always write into the
buffer with  zero wait states (assuming  the buffer is  not full), and
the  buffer can  empty faster  than it  can be  filled for  most write
activity, the net effect is that the writes from the CPU never cause a
wait state.

The HTK340 can  support Peripheral Devices such as VGA  or SCSI on the
local processor  bus, or any other  devices that are  designed to work
within  the 80486  bus protocol  and  timing. By  eliminating the  ISA
backplane  bottleneck,  system   designers  can  greatly  improve  the
performance of functions such as graphics generation and disk access.

The  HTK340  supports up  to  4 banks  of  DRAM,  configurable as  1-4
banks. This  flexible memory architecture allows for  any memory type,
from 256K to 16M devices,  in any bank.  Maximum system performance is
achieved  from  the  DRAM   banks  through  various  means,  including
interleaving  of  memory  banks  and/or  paging, and  CAS  before  RAS
refresh. The memory can also be tuned to maximum potential through the
use  of  extensive  DRAM  timing control  registers.   These  controls
include: precharge time, access time  on reads, active time on writes,
as well  as CAS and RAS  delays.  In addition,  further system perfor-
mance is  gained by separate timing  parameters on the  read and write
cycles which allow  system designers to take maximum  advantage of the
pipelined structure of the chip set.

The  HTK340 also  supports  extensive mapping  registers, which  allow
system designers to take maximum  advantage of system memory. The chip
set  supports Shadow/Remap  in  16K  blocks between  the  640K and  1M
boundaries, and eliminates the requirement for external decoding logic
by supporting  26 programmable  non-cache regions. Devices  which meet
HTK340  local bus  requirements  may be  implemented without  external
TTL. The mapping  structure of the HTK340 provides  for a single 8-bit
EPROM to be used for both  the System and Video BIOS, further reducing
system chip count and cost.

***Configurations:...
***Features:...
**Support Chips:
**HT44          Secondary Cache                                c:Jun92...
**Other:...
*HMC (Hulon Microelectronics)...
*Logicstar...
*Motorola...
*OPTi...
*PC CHIPS/Amptron/Atrend/ECS/Elpina/etc...
*SIS...
*Symphony...
*TI (Texas Instruments)...
*UMC...
*Unresearched:...
*VIA...
*VLSI...
*Western Digital...
**WD6400SX/LP   CPU Core Logic for PS/2 386SX Compatibles          <90
***Notes:...
***Info:...
***Configurations:...
***Features:...
**WD6500        CPU Core Logic for PS/2 386DX/486 Compatible       <90...
**WD7600A/LP/LV System Chip Set for 80286 or 80386SX         <11/25/91...
**WD7700/LP     System Chip Set for 80286 or 80386SX (Cache) <11/25/91...
**WD7855        System controller for 80386SX                <09/25/92...
**WD7900/LP/LV  System Chip Set for 80286 or 80386SX (Cache) <11/25/91...
**WD8110        System controller for 80386DX/486            <11/30/93...
**
**Support Chips:
**WD76C20x   Floppy, RTC, IDE and Support Logic Device       <11/25/91...
**WD76C30x   Perip. Ctrl, Interrupt Multiplex, and Clock Gen <11/18/91...
**WD7615     Desktop Buffer Manager                          <04/15/92...
**WD7625     Desktop Buffer Manager                          <10/01/92...
**WD8120LV   Super I/O [no datasheet]                                ?
**Other Chips:...
*Winbond...
*ZyMOS...
*General Sources:...