[Home] [This version is outdated, a new version is here]
*Title...
*Search:...
*Read Me/FAQ/General Info...
*_IBM...
*ACC Micro...
*ALD...
*ALi...
*AMD . . . . . . . [no datasheets, some info]...
*Chips & Technologies...
*Contaq . . . . . [no datasheets, some info]...
*Efar Microsystems [no datasheets, some info]...
*ETEQ...
*Faraday...
*Forex . . . . . . [List only, no datasheets found]...
*Intel...
**82495XP/490XP Cache Controller / Cache RAM (for i860) 06/05/91
***Notes:...
***Info:...
***Features:...
**82496/491 Cache Controller / Cache RAM (for P5 Pentium) 03/22/93...
**82497/492 Cache Controller / Cache RAM (for P54 Pentium) <Nov94...
**82498/493 Cache Controller / Cache RAM (for P54 Pentium) <Nov94...
**
**Later chipsets (basic spec):
**440 series:...
**450NX (?) 06/29/98:...
**????? (Profusion) c:99...
**800 series...
*Headland/G2...
*HMC (Hulon Microelectronics)...
*Logicstar...
*Motorola...
*OPTi...
**82C802G/GP System/Power Management Controller (cached) c:93
***Notes:...
***Info:...
***Configurations:...
***Features:
[features found only in the 802GP are marked in [] brackets ]
o Processor interface:
- Intel 80486SX, DX, DX2, SLe, DX4, P24T, P24D
- AMD 486SX, DX2, DXL, DXL2, Plus
- Cyrix DX, DX2, M7
- CPU frequencies supported 20, 25, 33, 40 and 50MHz
o Cache interface:
- Direct mapped cache
- Two banks interleaved or single bank non-interleaved
- 64, 128, 256 and 512K cache sizes
- Programmable wait states for L2 cache reads and writes
- 2-1-1-1 read burst and zero wait state write @ 33MHz
- No Valid bit required
[- Supports external single-chip cache modules from thyroid-party ]
[ vendors for high performance at 50MHz ]
- Supports CPUs with L1 write-back support
o DRAM interface:
- Up to 128MB main memory support
- Supports 256KB, 1MB, 4MB, and 16MB single- and double-sided SIMM
modules
- Read page hit timing of 3-2-2-2 at 33MHz
- Supports hidden, slow. and CAS-before-RAS refresh
- Four RAS lines to support four banks of DRAM
[- Eight RAS lines to support four banks of DRAM ]
- Programmable wait states for DRAM reads and writes
[- Programmable memory holes for supporting ISA memory ]
- Enhanced DRAM configuration map
[- Strong drivers on the MA lines (12/24mA) ]
[- Supports asymmetric DRAMs ]
o Power management:
- Support for SMM (System Management Mode) for system power
management implementations
- Programmable power management
[- CPU clock control ]
- Programmable wake-up events through hardware, software, and
external SMI source
- Multiple level GREEN support (NESTED_GREEN)
- STPCLK# protocol support
[- Programmable GREEN event timer ](802G only)
[- Individually programmable peripheral ](802GP only)
o ISA interface:
- 100% IBM PC/AT ISA compatible
[- Programmable edge- or level-trigger interrupts ]
- integrates DMA, timer and interrupt controllers
[- Slew rate control for output drivers ]
- Optional PS/2 style IRQ1 and IRQ12 latching
o VESA VL interface:
- Conforms to the VESA V2.0 specification
- Optional support for up to two VL masters
o Miscellaneous features: (802G only)
- Full support for shadow RAM, write protection, L1/L2
cacheability for video, adapter, and system BIOS
- Enhanced arbitration scheme
- Transparent 8042 emulation for fast CPU reset and GATEA20
generation
o [Miscellaneous features: ](802GP only)
[- Full support for flash, write protection, L1/L2 ]
[ cacheability for video, adapter, and system BIOS ]
[- Provides Micro Channel bridge support ]
[- 10-/16-nit I/O decodes ]
[- Enhanced arbitration scheme ]
o Packaging:
- Higher integration
- Reduced TTL count
- Low-power, high~speed 0.8-micron CMOS technology
- 208-pin PQFP (Plastic Quad Flat Pack)
**82C895 System/Power Management Controller (cached) c:Sep94...
**82C898 System/Power Management Controller (non-cache)c:Nov94...
**
**Support Chips:
**82C601/2 Buffer Devices <Nov94...
**82C822 PCIB (VLB-to-PCI bridge) c:94...
**Other:...
*PC CHIPS/Amptron/Atrend/ECS/Elpina/etc...
*SIS...
*Symphony...
*TI (Texas Instruments)...
*UMC...
*Unresearched:...
*VIA...
*VLSI...
**VL82C481 System/Cache/ISA bus Controller c92
***Basics:...
***Info:
The VL82C481 controller is designed to control 486DX or
486SX/487SX-based ISA bus systems operating at up to 40 MHz. It also
supports 486 family CPUs that contain an integrated write-back cache
(P24T, etc.) The VL82C481 replaces the following devices on the
motherboard:
o Two 82C37A DMA controllers
o Two 82C59A interrupt controllers
o 82C54 timer
o 74LS612 memory mapper
o 82284 clock generator and ready interface
o 82288 bus controller
The following controller blocks are also included on-chip:
o Memory/refresh controller
o Port B and NMI logic
o Bus steering logic
o Turbo Mode control logic
o Parity checking logic
o Parity generation logic
o Writ-back look-aside cache controller
The VL82C481 supports the Weitek 4167 Numeric Coprocessor.
The memory controller logic is capable of accessing up to 64 MB. There
can be up to four banks of 256K, 1M, or 4M DRAMs used in a system. The
VL82C481 can drive two banks without external buffering. Built-in Page
Mode operation and up to two-way interleaving allows the PC designer
to maximize system perform- ance using low-cost DRAMs. Programmable
DRAM timing is provided for RAS# pre- charge, RAs-to-CAS delay, and
CAS# pulse width.
The VL82C481 write-back cache controller logic supports one or two
bank direct map write-back cache with external tag storage. The cache
controller can per- form 2-1-1-1 reads with two banks or 2-2-2-2 reads
with one bank. It can also perform 3-2-2-2 cycle reads for support of
slower SRAMs at higher frequences. The VL82C481 can perform one wait
state writes on cache-hits. An optional zero wait state write mode is
provided for use with fast cache SRAMs. The cachable DRAM range
includes 2 MB up to 64 MB utilizing cache data SRAM sizes of 32 KB
through 1 MB, respectively.
The HITM# input is provided to force the VL82C481 to abort DRAM or
cache cycles when a hit on a dirty line in the CPU write-back cache is
detected. the DRAM or cache cycle is subsequently restarted after the
CPU has written back the dirty data
Shadowing features are supported on 16K boundarys between A0000h and
FFFFFh (640 KB to 1 MB). simultaneous use of shadowed ROM and direct
system board access is possible in a non-overlapping fashion
throughout this memory space. Control over four access options is
provided:
1. Access ROM or slot bus for reads and writes.
2. Access system board DRAM for reads and writes.
3. Access system board DRAM for reads and slot bus for writes.
4. Shadow setup mode. Read ROM of slot bus, write system board DRAM.
Three special programmable address regions are provided. the Fast Bus
Clock Reg- ion allows accesses to certain memory regions at a faster
ISA bus clock rate for fast on-board or off-board devices. A
Non-Cacheable Region and/or a Write-Pro- tected Region may be defined
by a set of six registers that allow memory in the region 640 KB to 1
MB to be marked as non-cacheable and/or write-protected in increments
of 16 KB. A further set of registers allows a memory range anywhere in
the first 64 MB of memory to be marked as a DRAM region, an ISA bus
region, or a local bus region, either cachable or non-cacheable in
increments of 2 KB. 64 KB, or 1 MB.
Further support for devices that reside on the local bus is provided
through use of the LDEV# (Local Bus Access) input, which deselects the
VL82C481 during CPU cycles and causes the VL82C481 to generate VL-Bus
memory cycles when active dur- ing DMA and Master Mode cycles. Also, a
memory range anywhere in the first 64 MB of memory can be programmed
via the internal mapping registers. This allows the VL82C481 to access
a VL-Bus device during DMA or Master Mode transfers, and de- select
the VL82C481 during CPU cycles.
The VL82C481 handles system board refresh directly ans also controls
the timing of slot bus refresh. Refresh may be performed in three
different modes: synchro- nous, Asynchronous or Decoupled Mode. In the
Synchronous Mode, slot bus and on- board DRAM refresh cycles proceed
simultaneously with all memory cycles held until both have
completed. The Asynchronous Mode allows in- and off-board refre- shes
to be initiated simultaneously, but to complete asynchronously,
allowing earlier access to DRAM. In the Decoupled Mode, a separate
refresh counter is used for slot bus refresh, allowing on-board DRAM
and system refreshes to proceed in- dependently, with DRAM refreshes
initiated during bus idle cycles. CAS-before-RAS refresh is also
supported. Refreshes are staggered to minimize power supply loading
and attenuate noise on the VDD and VSS pins. The VL82C481 supports the
ISA bus standard refresh period of 15.625 us as well as 125 us.
The interrupt controller logic consists of two 82C59A megacells with
eight inter- rupt request lines each. The two megacells are cascaded
internally and three of the interrupt request inputs are connected to
internal circuitry, sa a total of 13 external interrupt request lines
are available. These 13 interrupt request lines plus the Weitek
interrupt request line, the ten-channel check line, and the
Turbo/Non-Turbo line are scanned in through one pin on the
VL82C481. Two external 74LS166s are required for scanning in these 16
signals.
The interval timer includes one 82C54 counter/timer megacell. the
counter/timer has three independent 16-bit counters and six
programmable counter modes.
the two DMA controllers are 82C37A compatible. Each controls data
transfers bet- ween an I/O channel and on- or off-board memory. The
DMA controllers can transfer data over the full 64 MB range
available. Internal latches are provided for latc- hing the middle
address bits output by the 82C37A megacells on the data bus. The
74LS612 memory mappers are integrated to generate the upper address
bits.
The VL82C481 can be programmed for asynchronous or synchronous
operation of the ISA bus.
The VL82C481 also performs all the data buffer control functions
required for a 486-based ISA bus system. Under the control of the CPU,
the VL82C481 routes data to and from the CPU's local D bus, the
internal XD bus, and the slots (SD bus). During CPU ISA bus reads,
the data is latched for synchronization with the CPU. Parity is
checked for D bus DRAM read operations. On power-on default, the chip
does not generate parity for CPU writes to DRAM, but does generate
cache write- back cycles. However, a mode is provided in which the
VL82C481 will generate parity during either CPU writes or VL master
writes. Even parity is generated and checked.
***differences to the VL82C480:...
***Configurations:...
***Features:...
**VL82C486 Single-Chip 486, SC486, Controller ?...
**VL82C425 486 Cache controller ?...
**???????? Cheetah 486, PCI [no datasheet] ?...
**VL82C3216 Bus Expanding Controller Cache with write buffer ?...
**VL82C521/522 Lynx/M ?...
**VL82C530 Eagle Ð c95...
**VL82C541/543 Lynx c95...
**VL82C591/593 SuperCore 590 c94...
**VL82C594/596/597 Wildcat c95...
**I/O Chips:
**VL82C106 Combination I/O chip ?...
**VL82C107 SCAMP Combination I/O chip ?...
**VL82C108 TOPCAT Combination I/O chip ?...
**VL82C110 Combination I/O chip ?...
**VL82C113 SCAMP Combination I/O chip ?...
**VL82C114 Combination I/O chip ?...
**Video: ...
**Disk:...
**Modems:...
**Other:...
**Not sure if they actually exist...
*Western Digital...
*Winbond...
*ZyMOS...
*General Sources:...
(c) Copyright mR_Slugs Warehouse - All rights Reserved