[Home] [This version is outdated, a new version is here]
*Title...
*Search:...
*Read Me/FAQ/General Info...
*_IBM...
*ACC Micro...
*ALD...
*ALi...
*AMD . . . . . . . [no datasheets, some info]...
*Chips & Technologies...
*Contaq  . . . . . [no datasheets, some info]...
*Efar Microsystems [no datasheets, some info]...
*ETEQ...
*Faraday...
*Forex . . . . . . [List only, no datasheets found]...
*Intel...
**?????  (Profusion)    c:99
Chips:         
Memory Access Controller (MAC)  
Data Interface Buffer (DIB)
CPUs:          8x P-III Xeon Oct
DRAM Types:    SDRAM PC100 2-way Interleave dual channel
Max Mem:       32GB
ECC/Parity:    ECC
AGP speed:     N/A
Bus Speed:     100
PCI Clock/Bus: 1/3 PCI-66/64



**800 series...
*Headland/G2...
*HMC (Hulon Microelectronics)...
*Logicstar...
*Motorola...
*OPTi...
**82C571/572     486/Pentium                                      c:93
***Notes:...
***Info:...
***Configurations:...
***Features:...
**82C576/7/8     Viper Xpress  [no datasheet]                        ?...
**82C576/8/9     Viper XPress+ [no datasheet, some info]     <01/16/97...
**82C596/597     PTMAWB Pentium Adaptive Write-back (Cobra)       c:93...
**82C650/1/2     Discovery (Pentium Pro) [no datasheet]              ?...
**82C681/2/6/7   386/486WB EISA                                   c:92...
**82C683         386/486AWB EISA [no datasheet]                      ?...
**82C693/6/7     Pentium uP Write Back Cache EISA                 c:93...
**82C700         FireStar                                         c:97...
**82C701         FireStar Plus                                    c:97...
**82C750         Vendetta      [no datasheet]                        ?...
**82c801         SCWB2 DX Single Chip Solution                    c:92...
**82C802         SCWB2 PC/AT Single Chip [no datasheet]              ?...
**82C802G/GP     System/Power Management Controller (cached)      c:93...
**82C895         System/Power Management Controller (cached)   c:Sep94...
**82C898         System/Power Management Controller (non-cache)c:Nov94...
**
**Support Chips:
**82C601/2       Buffer Devices                                 <Nov94...
**82C822         PCIB (VLB-to-PCI bridge)                         c:94...
**Other:...
*PC CHIPS/Amptron/Atrend/ECS/Elpina/etc...
*SIS...
*Symphony...
*TI (Texas Instruments)...
*UMC...
*Unresearched:...
*VIA...
**VT82C570M    Apollo Master, Green Pentium/P54C             <06/22/95
***Info:
The VT82C570M Apollo Master  is a high performance, cost-effective and
energy efficient  chip set for  the implementation of  PCI/ISA desktop
and   notebook  personal   computer  systems   based  on   the  64-bit
P54C/Pentium/K5/M1 super-scalar processors. Either  3.3v or 5v CPU and
cache interface is supported up  to 66Mhz CPU external bus speed (with
CPU internal speed up to 150Mhz  and above). In either case, DRAM, PCI
and ISA bus runs at 5v voltage level.

The VT82C570M  chip set consists  of the VT82C575M  system controller,
the  VT82C576M   PCI  bus  controller  with   integrated  master  mode
Enhanced-IDE  controller,  and two  instances  of  the VT82C577M  data
buffers. The CPU bus is  minimally loaded with only the CPU, secondary
cache and the chip set. The VT82C577M data buffers isolate the CPU bus
from the DRAM, PCI and ISA bus so that CPU and cache operation may run
reliably at the high  frequencies demanded by today's processors.  The
chip set  also interfaces directly with the  VT82C416 integrated clock
generator, real time clock with  extended CMOS (128 byte) and keyboard
controller  with PS2  mouse  support.  A complete  main  board can  be
implemented  with only  ten TTLs.  Please refer  to Figure  1  for the
system block diagram.

The  VT82C570M supports eight  banks of  DRAMs up  to 512MB.  The DRAM
controller  supports  Standard  Page  Mode DRAM,  EDO-DRAM  and  Burst
EDO-DRAM in  a flexible mixed/match  manner.  The eight banks  of DRAM
are   grouped  into   four  pairs   with  an   arbitrary   mixture  of
256K/512K/1M/2M/4M/8M/16MxN  DRAMs. Zero,  one  or both  banks may  be
populated in each pair with either 32bit or 64bit data width.

The secondary (L2)  cache is based on Burst  Synchronous (Pipelined or
non-pipelined) SRAM,  asynchronous SRAM or cache module  from 128KB to
2MB. For burst  synchronous SRAMs, 3-1-1-1 timing can  be achieved for
both read and write transactions at 66Mhz. For standard SRAMs, 3-2-2-2
and  4-2-2-2 timing  can be  achieved for  interleaved read  and write
transactions at 66Mhz. Four levels  of CPU/cache to DRAM write buffers
with concurrent  write-back capability  are included in  the VT82C577M
data  buffer  chips  to  speed  up  the  cache  read  and  write  miss
cycles. For primary  cache fill cycles that result  in secondary cache
misses, the primary and secondary caches are filled up concurrently to
further enhance the performance.

***Configurations:...
***Features:...
**VT82C580VP   Apollo VP,  Pentium/M1/K5 PCI/ISA System      <02/15/96...
**VT82C580VPX  Apollo VPX, VPX/97, Pentium with 66/75MHz Bus <01/09/97...
**VT82C590     Apollo VP2, VP2/97, Single-Chip Pentium 66MHz <01/10/97...
**VT82C597/AT  Apollo VP3, Single-Chip for Pentium with AGP  <10/03/97...
**VT82C598MVP  Apollo MVP3,Single-Chip 66/75/83/100MHz & AGP <09/22/97...
**VT8501       Apollo MVP4,Single-Chip 66-100MHz & AGP       <11/04/98...
**VT82C680     Apollo P6, Pentium-Pro Chip Set               <08/30/96...
**Support chips:
**VT82C505     Pentium/486 VL to PCI Bridge                  <05/30/94...
**VT82C586/A/B PCI Integrated Peripheral Controller          <10/13/96...
**VT82C596/A   Mobile PCI Integrated Peripheral Controller   <11/05/97...
**VT82C686A/B  PCI Super-I/O Integrated Peripheral Ctrl.     <02/10/98...
**Later P-Pro/II/III/Celeron...
**Later AMD...
**Other...
*VLSI...
*Western Digital...
*Winbond...
*ZyMOS...
*General Sources:...