[Home] [This version is outdated, a new version is here]
*Title...
*Search:...
*Read Me/FAQ/General Info...
*_IBM...
*ACC Micro...
*ALD...
*ALi...
*AMD . . . . . . . [no datasheets, some info]...
*Chips & Technologies...
*Contaq . . . . . [no datasheets, some info]...
*Efar Microsystems [no datasheets, some info]...
*ETEQ...
*Faraday...
*Forex . . . . . . [List only, no datasheets found]...
*Intel...
**82495XP/490XP Cache Controller / Cache RAM (for i860) 06/05/91
***Notes:...
***Info:...
***Features:...
**82496/491 Cache Controller / Cache RAM (for P5 Pentium) 03/22/93...
**82497/492 Cache Controller / Cache RAM (for P54 Pentium) <Nov94...
**82498/493 Cache Controller / Cache RAM (for P54 Pentium) <Nov94...
**
**Later chipsets (basic spec):
**440 series:...
**450NX (?) 06/29/98:...
**????? (Profusion) c:99...
**800 series...
*Headland/G2...
*HMC (Hulon Microelectronics)...
*Logicstar...
*Motorola...
*OPTi...
**82C895 System/Power Management Controller (cached) c:Sep94
***Notes:...
***Info:
Overview
The 82C895 provides a highly integrated solution for fully compatible,
high performance PC/AT platforms. This chipset will support 486SX/
DX/DX2/DX4 and P24T microprocessors in the most cost effective and
power efficient designs available today. For power users, this
chipset offers optimum performance for systems running up to 50MHz.
Based fundamentally on OPTi's proven 82C801 and 82C802 design
architectures, the 82C895 adds additional memory configurations and
extensive power management control for the processor and other
motherboard components.
The 820895 supports the latest write-back processor designs from
Intel, AMD, and Cyrix, as well as supporting the AT bus and VESA local
bus for compatibility and performance. It also includes an
82C206-compatible Integrated Peripherals Controller (IPC). all in a
single 208-pin PQFP (Plastic Quad Flat Pack) package for low cost.
2.1 Power Management
This block diagram [see datasheet] exemplifies the flexibility of the
82C895/82C602 GREEN strategy. System designs can easily accommodate
both SLe and non-SLe CPUs. If an Intel non-SLe CPU is used, SMI#,
SMIACT#, and FLUSH# are no connects. One design can easily accomm-
odate both types of processors with minimal changes for upgrades.
***Configurations:...
***Features:...
**82C898 System/Power Management Controller (non-cache)c:Nov94...
**
**Support Chips:
**82C601/2 Buffer Devices <Nov94...
**82C822 PCIB (VLB-to-PCI bridge) c:94...
**Other:...
*PC CHIPS/Amptron/Atrend/ECS/Elpina/etc...
*SIS...
*Symphony...
*TI (Texas Instruments)...
*UMC...
*Unresearched:...
*VIA...
**SL9090/A Universal PC/AT Clock Chip <oct88
***Info:
The SL9090 is a Universal Clock Chip capable of generating all
essential clock signals that are used in a typical P.C. design. This
device can support 8086, 8088, 80286, 803865X, 80386DX and 80486
microprocessor based designs. The outputs of this clock chip are
programmable through the keyboard and also by jumper settings. Clock
options of 60 MHz, 50 MHz, 48 MHz, 40 MHz, 32 MHz and their multiples
are available, in order to give flexibility to the user.
Frequency selection is done by the three decode inputs FS0-FS2 as
shown in Table 1. [see datasheet] FSEL is used to control the system
I/O bus clock. During a CPU cycle the FSEL remains high, and the
frequency selection on the outputs is determined by the FS0-FS2
pins. When an I / O cycle is detected, the FSEL goes low and fixed
frequencies of 16 MHz, 8 MHz and 4 MHz are available on output pins
F12 (pin 8), F122 (pin 5) and F124 (pin 3). Designer have an option to
run the system I/O clock at half the CPU clock as well. This is
achieved by connecting the FSEL pin to the keyboard controller in
order to hold this pin high during an I/O cycle. This allows the FSEL
signal to be controlled through the keyboard by pressing CTL ALT +" or
"CTL ALT-".
The reference frequency of 14.318 MHz is also supplied to the output
through the FREF pin for the I/O slots. This frequency is divided by 2
internally and 7.159 MHz is supplied to the output through the FREF2
pin for the keyboard controller. The FREF12 pin has an output of 1.19
MHz and is used by the timerl (8254) in the peripheral controller for
refresh. All outputs are capable of 8mA drive.
The SL9090 consists of two independent Voltage controlled Oscillators
(VCOs) integrated with dividers, phase sensitive detectors, charge
pumps and buffer amplifiers to provide the desired glitch free
frequencies. An externally generated signal of 14.318 MHz is used as
the reference frequency for the SL9090. This reference frequency is
fed into the phase sensitive detectors to differentiate the difference
in phase between the reference frequency being generated by the
VCOs. This becomes an input to the charge pumps which in turn
generates a signal to sink or source the charge. This signal is
buffered by the buffer amplifiers between the charge pumps and the
VCOs. The output from the VCOs are divided to generate the appropriate
outputs.
The SL9090 is designed, using advanced Bipolar technology and is
available in a 44 pin PLCC. It requires only one crystal (14.3 MHz)
and a few RC components to generate all the essential clocks that are
required for a PC. design. As there is only one crystal on the system
board, the Electro Magnetic Radiation is reduced significantly
facilitating FCC approval. This makes the SL9090 an ideal low cost
solution with capabilities for universal applications.
***Versions:...
***Features:...
**SL9095 Power Management Unit ?...
**SL9151 80286 Page Interleave Memory Controller (16-25MHz) ?...
**SL9250 80386SX Page Mode Memory Controller (16/20MHz 8MB) ?...
**SL9251 80386SX Page Interleave Memory Controller <04/13/90...
**SL9252 80386SX System and Memory Controller <06/12/90...
**SL9350 80386DX Page Mode Memory Controller (16-25MHz 16MB) ?...
**SL9351 80386DX Page Interleave Memory Controller (33MHz) ?...
**SL9352 80386DX System and Memory Controller <06/12/90...
**SLXXXX Other chips...
**
**VT82C470 "Jupiter", Chip Set (w/o cache) 386 [no datasheet] ?
**VT82C475 "Jupiter", Chip Set (w/cache) 386 [no datasheet] ?
**VT82C486/2/3 "GMC chipset" [no datasheet, some info] ?...
**VT82C495/480 "Venus" Chip Set [no datasheet] ?
**VT82C495/491 ? EISA Chip Set [no datasheet, some info] <93...
**VT82C496G Pluto, Green PC 80486 PCI/VL/ISA System <05/30/94...
**VT82C530MV 3.3V Pentium chipset [no datasheet, some info]<05/30/94...
**VT82C570M Apollo Master, Green Pentium/P54C <06/22/95...
**VT82C580VP Apollo VP, Pentium/M1/K5 PCI/ISA System <02/15/96...
**VT82C580VPX Apollo VPX, VPX/97, Pentium with 66/75MHz Bus <01/09/97...
**VT82C590 Apollo VP2, VP2/97, Single-Chip Pentium 66MHz <01/10/97...
**VT82C597/AT Apollo VP3, Single-Chip for Pentium with AGP <10/03/97...
**VT82C598MVP Apollo MVP3,Single-Chip 66/75/83/100MHz & AGP <09/22/97...
**VT8501 Apollo MVP4,Single-Chip 66-100MHz & AGP <11/04/98...
**VT82C680 Apollo P6, Pentium-Pro Chip Set <08/30/96...
**Support chips:
**VT82C505 Pentium/486 VL to PCI Bridge <05/30/94...
**VT82C586/A/B PCI Integrated Peripheral Controller <10/13/96...
**VT82C596/A Mobile PCI Integrated Peripheral Controller <11/05/97...
**VT82C686A/B PCI Super-I/O Integrated Peripheral Ctrl. <02/10/98...
**Later P-Pro/II/III/Celeron...
**Later AMD...
**Other...
*VLSI...
*Western Digital...
*Winbond...
*ZyMOS...
*General Sources:...
(c) Copyright mR_Slugs Warehouse - All rights Reserved