[Home] [This version is outdated, a new version is here]
*Title...
*Search:...
*Read Me/FAQ/General Info...
*_IBM...
*ACC Micro...
*ALD...
*ALi...
*AMD . . . . . . . [no datasheets, some info]...
*Chips & Technologies...
*Contaq  . . . . . [no datasheets, some info]...
*Efar Microsystems [no datasheets, some info]...
*ETEQ...
*Faraday...
*Forex . . . . . . [List only, no datasheets found]...
*Intel...
**450NX  (?)            06/29/98:
Chips:
[82454NX] (PXB) [82453NX] (MUX) 
[82452NX] (RCG) [82451NX] (MIOC) 
[82371EB] (PIIX4E),                            
CPUs:          Single/Dual/Quad P-II Xeon/P-III Xeon
DRAM Types:    FPM EDO 2-way Interleave 4-way Interleave
Mem Rows:      8
DRAM Density:  16Mbit 64Mbit
Max Mem:       8GB
ECC/Parity:    Both
AGP speed:     N/A
Bus Speed:     100
PCI Clock/Bus: 1/3


**?????  (Profusion)    c:99...
**800 series...
*Headland/G2...
*HMC (Hulon Microelectronics)...
*Logicstar...
*Motorola...
*OPTi...
*PC CHIPS/Amptron/Atrend/ECS/Elpina/etc...
*SIS...
*Symphony...
*TI (Texas Instruments)...
*UMC...
**UM82C***     (IBM/INTEL Direct replacement)                      c87
Note:  Dates vary  for when  these  chips were  first available.   Two
databooks have been used one from  '86 the other from '91. Not all the
chips  are  listed  in  the  '86  databook, the  date  of  '87  is  an
assumption.

PC/XT:
IBM:	      UMC:	  Desc:
Intel 8284    UM82C84A    25MHz CMOS Clock Generator and Driver
Intel 8288    UM82C88     Bus Controller
Intel 8259    UM8259A     Programmable Interrupt Controller also UM82C59A-2 (CMOS version)
Intel 8237    UM8237A     3-5MHz Programmable DMA Controller (DMAC)
Intel 8253    UM8253*2    2.6-5MHz Programmable Interval Timer
Intel 8255    UM82C55A*   Programmable Peripheral Interface

Note: *  indicates: possible  compatibility, datasheet does  not state
      explicitly. YMMV.

Note: *2  indicates:   The   UM8253   can   be   replaced   with   the
      UM82C54/-2. The datasheet says it is a superset of the 8253, and
      works up to 10MHz. Also it's compatible with the 8254.  AT: IBM:
      UMC: Desc: Intel 82284  UM82C284* 10-12.5MHz Clock Generator and
      Ready Interface Intel 82288  UM82C288* 10-12.5MHz Bus Controller
      Intel 8254  UM82C54/-2 8-10MHz CMOS Programmable  Interval Timer
      Intel  8259  UM8259A   Programmable  Interrupt  Controller  also
      UM82C59A-2 (CMOS version) Intel 8237 UM8237A 3-5MHz Programmable
      DMA Controller (DMAC) 74LS612 UM74HCT612* Memory Mapper MC146818
      RTC  UM82C6818* Real-Time  Clock (RTC)  Intel 8047  ??  Keyboard
      Controller

Note: *  indicates: possible  compatibility, datasheet does  not state
explicitly. YMMV.

**UM82C088     PC/XT Integration Chip                              <91...
**UM82C230     286AT MORTAR Chip Set                               <91...
**UM82C210     386SX/286 AT Chip Set                               <91...
**UM82C3xx     Twinstar & UM82C336F/N & UM82C39x [no datasheet]      ?...
**UM82C380     386 HEAT PC/AT Chip Set                             <91...
**UM82C480     386/486 PC Chip Set                                 c91...
**UM82C493/491 ??????????????? [no datasheet]                        ?...
**UM8498/8496  486 VL Chipset  "Super Energy Star Green"[no dsheet]c94...
**UM8881/8886  HB4 PCI Chipset "Super Energy Star Green"[no dsheet]c94...
**UM8890       Pentium chipset [no datasheet]                        ?...
**
**Support Chips:
**UM82152      Cache Controller (AUStek A38152 clone)              <91
***Info:
The  UM82152 is a  high-performance cache  controller for  Intel 80386
based   systems  and   provides   high  levels   of  integration   and
functionality.  It interfaces  directly  to the  80386; no  additional
support  logic  is required.   A  complete  32-kilobyte  cache can  be
designed with just one UM82152 and four 8K by 8-bit static RAMs.

The  UM82152 architecture  enables easy  design-in with  current speed
versions  of  the  80386,  and  simple  migration  to  faster  version
processors with no alteration to system or memory design.

The 80386,  operating in  pipelined mode with  the UM82152,  runs with
zero  wait states during  a cache  hit (requested  data is  present in
cache). If  the data is not  present (cache miss), it  is fetched from
main  memory by  the  UM82152.  This  approach  yields the  high-speed
performance  of fast  SRAMs for  code and  data most  frequently used,
while  providing design  economies (such  as board  space  savings and
lower component costs)  by storing infrequently used code  and data in
slower  dynamic RAM (with  cycle times  greater than  125 nanoseconds)
that  can  be  located  in  large  memory  banks  either  on-board  or
off-board.

The reduced system bus  traffic inherent in the UM82152 implementation
produces system performance gains by  freeing the bus for use by other
devices.

***Versions:...
***Features:...
**UM82C852     Multi I/O For XT                                    <91...
**UM82C206     Integrated Peripheral Controller                    <91...
**UM82c45x     Serial/Parallel chips                                 ?...
**Other chips:...
*Unresearched:...
*VIA...
*VLSI...
*Western Digital...
*Winbond...
*ZyMOS...
*General Sources:...