[Home] [This version is outdated, a new version is here]
*Title...
*Search:...
*Read Me/FAQ/General Info...
*_IBM...
*ACC Micro...
*ALD...
*ALi...
*AMD . . . . . . . [no datasheets, some info]...
*Chips & Technologies...
*Contaq . . . . . [no datasheets, some info]...
*Efar Microsystems [no datasheets, some info]...
*ETEQ...
*Faraday...
*Forex . . . . . . [List only, no datasheets found]...
*Intel...
**450NX (?) 06/29/98:
Chips:
[82454NX] (PXB) [82453NX] (MUX)
[82452NX] (RCG) [82451NX] (MIOC)
[82371EB] (PIIX4E),
CPUs: Single/Dual/Quad P-II Xeon/P-III Xeon
DRAM Types: FPM EDO 2-way Interleave 4-way Interleave
Mem Rows: 8
DRAM Density: 16Mbit 64Mbit
Max Mem: 8GB
ECC/Parity: Both
AGP speed: N/A
Bus Speed: 100
PCI Clock/Bus: 1/3
**????? (Profusion) c:99...
**800 series...
*Headland/G2...
*HMC (Hulon Microelectronics)...
*Logicstar...
*Motorola...
*OPTi...
*PC CHIPS/Amptron/Atrend/ECS/Elpina/etc...
*SIS...
*Symphony...
*TI (Texas Instruments)...
**SN74LS610/2 IBM AT: SN74LS610, SN74LS612 Memory Mappers <84
***Notes:...
***Info:...
***Versions:...
***Features:...
**TACT82000 3-Chip 286 [no datasheet] c89...
**TACT82411 Snake Single-Chip AT Controller c90...
**TACT82S411 Snake+ Single-Chip AT Controller [no datasheet] c91...
**TACT83000 AT 'Tiger' Chip Set (386) c89
***Info:...
***Configurations:...
***Features:
o High-Speed 1-um CMOS Technology Supports System Speeds up to
33 MHz
o Fully AT-Compatible 386 Three-Chip SX, Four-Chip DX Solutions
o Only Four Additional Logic Chips Needed
o Major Features Programmable Through Software
o TACT83442 Memory Control Unit (MCU)
- Cascadable up to Eight Devices
- Address Range of up to 32M Byte Per Device, 256M Byte Fully
Cascaded
- Supports 256K-, 1M-, and 4M-Bit DRAMs in Normal, Page, Word-
interleave, and Page Block-interleave Modes
- Programmable DRAM Timing Parameters
- Supports up to Two Memory Banks for 32-Bit Systems and Four
Banks for 16-Bit Systems
- Can Directly Drive up to 36 DRAM Devices
- Shadow RAM Available Between 0C 0000h and 0F FFFFh
- Contains Global Page Mapping RAM Allowing Remap of
- 64K-Byte Memory Blocks Above 1M Byte
- 16K-Byte Memory Blocks Below 1M Byte
o TACT83443 AT Bus Interface Unit (ATU)
- Internal Clock Switching Between Two Independent Frequencies
Controlled by Software
- Asynchronous AT Bus Interface With Write Buffer Option
- Full AT Direct-Drive Capability
- Extended Direct Memory Access Mode for 32-Bit Operation
- Fast CPU Reset and A20 GATE Modification
- Numeric Processor Interface for 387SX, 387DX, and Weitek 3167
- Integrates All Essential AT Peripherals
- Real Time Clock With 128-Byte CMOS RAM
o TACT83441 Data Path Unit (DPU)
- 8- and 16-Bit Data Bus Sizing
- Data Path Cascadable to 32 Bits
- Write Buffer Capability for AT Bus Access
- Supports Posted Write Operations From Cache Controller
- Parity Generation and Checking Logic
**TACT84500 AT Chip Set (486, EISA) [no datasheet, some info] c91...
**Other:...
*UMC...
*Unresearched:...
*VIA...
*VLSI...
*Western Digital...
*Winbond...
**W83877F WINBOND I/O (Multi I/O) <96
***Info:...
***Versions:...
***Features:...
**W83877TF/TG/TD WINBOND I/O (Multi I/O) c97...
**W83977F/G/AF/AG WINBOND I/O (Multi I/O) c97...
**W83977TF WINBOND I/O (Multi I/O) c97...
**W83977EF WINBOND I/O (Multi I/O) <98...
**W83977ATF WINBOND I/O (Multi I/O) <98...
**
**Disk Controller:
**W83759/A/F/AF Advanced VL-IDE Disk Controller <96...
**W83769 Local Bus IDE Solution <94...
**
**UARTS:
**W86C250A UART (equivalent of INS8C250A) [no datasheet]
**W86C450/P Universal Asynchronous Receiver/Transmitter <Jul89...
**W86C451 I/O controller for IBM PC/AT/XT <Jul89...
**W86C452 I/O controller for IBM PC/AT Jul89...
**W86C456 I/O controller [no datasheet] ?
**W860551/P UART with FIFO and Printer Port Controller <94...
**
**Other:...
*ZyMOS...
*General Sources:...
(c) Copyright mR_Slugs Warehouse - All rights Reserved