[Home] [This version is outdated, a new version is here]
*Title...
*Search:...
*Read Me/FAQ/General Info...
*_IBM...
*ACC Micro...
*ALD...
*ALi...
*AMD . . . . . . . [no datasheets, some info]...
*Chips & Technologies...
*Contaq  . . . . . [no datasheets, some info]...
*Efar Microsystems [no datasheets, some info]...
*ETEQ...
*Faraday...
*Forex . . . . . . [List only, no datasheets found]...
*Intel...
**82335       High-Integration Interface Device For 386SX      c:Nov88
***Notes:...
***Info:...
***Versions:...
***Features:...
**82360SL     I/O Subsystem                                   10/05/90...
**82370       Integrated System Peripheral (for 82376)         c:Oct88...
**82371FB/SB  PCI ISA IDE Xcelerator 82371FB/82371SB (PIIX/3) 01/31/95...
**82371MX     Mobile PCI I/O IDE Xcelerator (MPIIX)           11/01/95...
**82371AB     PCI-TO-ISA / IDE Xcelerator 82371AB (PIIX4)     02/17/97...
**82374/82375 PCI-EISA Bridge (82374EB/82375EB, 374SB/375SB)   c:Mar93...
**82378       System I/O (SIO) (82378IB and 82378ZB)           c:Mar93...
**82379AB     System I/O-APIC (SIO.A)                           <Dec94...
**82380       32-bit DMA Controller w/ Integrated Peripherals 02/01/87...
**82380FB/AB  PCIset: 82380FB Mobile PCI-to-PCI Bridge(MPCI2) 02/17/97...
**82384       Clock Generator and Reset Interface                  c86...
**82385       32-bit Cache Controller for 80386               09/29/87...
**82385SX     32-bit Cache Controller for 80386SX             01/25/89...
**82395DX     High Performance Smart Cache                    06/18/90...
**82395SX     Smart Cache                                     12/17/90...
**82396SX     Smart Cache                                     12/17/90...
**82485       Turbo Cache (and 485Turbocache)                      c90...
**82489DX       Advanced Programmable Interrupt Controller    10/12/92...
**82495DX/490DX DX CPU-Cache Chip Set                           <Sep91...
**82495XP/490XP Cache Controller / Cache RAM (for i860)       06/05/91...
**82496/491     Cache Controller / Cache RAM (for P5 Pentium) 03/22/93...
**82497/492   Cache Controller / Cache RAM (for P54 Pentium)    <Nov94...
**82498/493   Cache Controller / Cache RAM (for P54 Pentium)    <Nov94...
**
**Later chipsets (basic spec):
**440 series:...
**450NX  (?)            06/29/98:
Chips:
[82454NX] (PXB) [82453NX] (MUX) 
[82452NX] (RCG) [82451NX] (MIOC) 
[82371EB] (PIIX4E),                            
CPUs:          Single/Dual/Quad P-II Xeon/P-III Xeon
DRAM Types:    FPM EDO 2-way Interleave 4-way Interleave
Mem Rows:      8
DRAM Density:  16Mbit 64Mbit
Max Mem:       8GB
ECC/Parity:    Both
AGP speed:     N/A
Bus Speed:     100
PCI Clock/Bus: 1/3


**?????  (Profusion)    c:99...
**800 series...
*Headland/G2...
*HMC (Hulon Microelectronics)...
*Logicstar...
*Motorola...
*OPTi...
*PC CHIPS/Amptron/Atrend/ECS/Elpina/etc...
*SIS...
**5591/5592/5595 (David)   Pentium PCI A.G.P. Chipset        <01/09/98
***Info:
The SiS5591/5592  SiS5595 glueless P5  A.G.P. chipset provides  a high
performance/cost index  Desktop/Mobile solution for  the Intel Pentium
P54C/P55C, AMD K5/K6, and Cyrix M1/M2 A.G.P. system.

The SiS5591/SiS5592  A.G.P./PCI controller integrated  the Host-to-PCI
bridge, the L2 cache  controller, the DRAM controller, the Accelerated
Graphics  Port interface,  and the  PCI IDE  controller. The  L2 cache
controller can  support up to 1  M P.B. SRAM, and  the DRAM controller
can  support EDO/FP/SDRAM memory  up to  768 MB  with optional  ECC or
parity check  function. The  A.G.P. 1.0 compliance  interface supports
both  1X, and  2X speed  mode with  sideband address  capability.  The
built-in fast  PCI IDE  controller supports the  ATA PIO/DMA,  and the
Ultra DMA/33 functionality.

SiS5591  and SiS5592  have some  pin-out switching  to  facilitate the
main-board layout.  SiS5591 pin  assignment is based  on the  ATX form
factor,  and  SiS5592  pin  assignment   is  based  on  the  NLX  form
factor. Beside  the pin-out switching, SiS5591 and  SiS5592 is totally
the same on the internal logic circuit.

The SiS5595 PCI  system I/O integrates the PCI-to-ISA  bridge with the
DDMA,  and  Serial  IRQ  capability,  the ACPI/Legacy  PMU,  the  Data
Acquisition  Interface, the Universal  Serial Bus  host/hub interface,
and the ISA  bus interface which contains the  ISA bus controller, the
DMA controllers,  the interrupt controllers,  and the Timers.  It also
integrates the Keyboard controller, and the Real Time Clock (RTC). The
built-in USB controller,  which is fully compliant to  OHCI (Open Host
Controller  Interface),  provides two  USB  ports  capable of  running
full/low speed USB devices.  The Data Acquisition Interface offers the
ability of monitoring and reporting the environmental condition of the
PC. It could  monitor 4 positive analogue voltage  inputs, 2 Fan speed
inputs, and one temperature input.


***Configurations:...
***Features:...
**5596/5513      (Genesis) Pentium PCI Chipset               <03/26/96...
**5597/5598      (Jedi)    Pentium PCI/ISA Chipset           <04/15/97...
**530/5595       (Sinbad) Host, PCI, 3D Graphics & Mem. Ctrl.<11/10/98...
**540            (Spartan) Super7 2D/3D Ultra-AGP Single C.S.<11/30/99...
**55x            SoC (System-on-chip)                        <03/14/02...
**
**Support chips:
**85C206     Integrated Peripheral Controller [no datasheet]         ?...
**5595       Pentium PCI System I/O                          <12/24/97...
**950        LPC I/O                                         <07/16/99...
**Other:
***Video:...
***Various:...
**PII/III/Pro...
**Athlon etc...
*Symphony...
*TI (Texas Instruments)...
*UMC...
*Unresearched:...
*VIA...
*VLSI...
*Western Digital...
*Winbond...
*ZyMOS...
*General Sources:...