[Home] [This version is outdated, a new version is here]
*Title...
*Search:...
*Read Me/FAQ/General Info...
*_IBM...
*ACC Micro...
*ALD...
*ALi...
*AMD . . . . . . . [no datasheets, some info]...
*Chips & Technologies...
*Contaq  . . . . . [no datasheets, some info]...
*Efar Microsystems [no datasheets, some info]...
*ETEQ...
*Faraday...
*Forex . . . . . . [List only, no datasheets found]...
*Intel...
**82498/493   Cache Controller / Cache RAM (for P54 Pentium)    <Nov94
***Notes:...
***Info:...
***Configurations:...
***Features:...
**
**Later chipsets (basic spec):
**440 series:...
**450NX  (?)            06/29/98:...
**?????  (Profusion)    c:99...
**800 series...
*Headland/G2...
*HMC (Hulon Microelectronics)...
*Logicstar...
*Motorola...
*OPTi...
**82C571/572     486/Pentium                                      c:93
***Notes:...
***Info:...
***Configurations:...
***Features:...
**82C576/7/8     Viper Xpress  [no datasheet]                        ?...
**82C576/8/9     Viper XPress+ [no datasheet, some info]     <01/16/97...
**82C596/597     PTMAWB Pentium Adaptive Write-back (Cobra)       c:93...
**82C650/1/2     Discovery (Pentium Pro) [no datasheet]              ?...
**82C681/2/6/7   386/486WB EISA                                   c:92...
**82C683         386/486AWB EISA [no datasheet]                      ?...
**82C693/6/7     Pentium uP Write Back Cache EISA                 c:93...
**82C700         FireStar                                         c:97...
**82C701         FireStar Plus                                    c:97...
**82C750         Vendetta      [no datasheet]                        ?...
**82c801         SCWB2 DX Single Chip Solution                    c:92...
**82C802         SCWB2 PC/AT Single Chip [no datasheet]              ?...
**82C802G/GP     System/Power Management Controller (cached)      c:93...
**82C895         System/Power Management Controller (cached)   c:Sep94
***Notes:...
***Info:...
***Configurations:...
***Features:...
**82C898         System/Power Management Controller (non-cache)c:Nov94...
**
**Support Chips:
**82C601/2       Buffer Devices                                 <Nov94...
**82C822         PCIB (VLB-to-PCI bridge)                         c:94...
**Other:...
*PC CHIPS/Amptron/Atrend/ECS/Elpina/etc...
*SIS...
*Symphony...
*TI (Texas Instruments)...
*UMC...
*Unresearched:...
*VIA...
*VLSI...
**VL82C316         SCAMP II, PC/AT-Compatible System Controller      ?
***Info:
The VL82C316 is a true single chip AT, high-performance controller for
386SX-based PC/AT systems. The VL82C316 is intended primarily for low-
power  applications  requiring  a  high degree  of  integration  (e.g.
notebooks).  However,  the VL82C316  is also  an excellent  choice for
high- integration, low-cost desktop systems running up to 33 MHZ.

The  VL82C316 includes  the dual  82C37 DMA  controllers,  dual 82C59A
programmable interrupt controllers, 82C54 programmable interval timer,
82284 clock  and ready generator, 82288 bus  controller, 8042 keyboard
controller, and 146818A-compatible  real-time clock.  Also included is
the logic  for SMM (system Management Mode)  control, address/data bus
control, memory control,  shutdown, refresh generation and refresh/DMA
arbitration.

The controller also includes the following:
o  AMD and Cyrix compatible SMM and I/O Break interface
o  Complete ISA bus interface logic
o  Integrated power management features
o  Supports slow and self-refresh DRAM
o  Memory/refresh controller
o  Port B and NMI logic
o  Bus steering logic
o  Turbo Mode control logic
o  Optional parity checking logic
o  Optional parity generation logic

The VL82C316 supports  387SX-compatible numeric coprocessors including
versions that support slow and stop clock operation.

The memory controller logic is capable of accessing up to 16 MB. There
can be up to  four banks of 256K, 1M, or 4M  attached in the system or
eight  banks of  512K x  8  DRAMS.  The  VL82C316 can  drive the  full
compliment  of DRAM  banks  without external  buffering.  It  features
Built-in Page  Mode operation.  This, along  with two-way interleaving
allow the  PC designer to  maximize system performance  using low-cost
DRAMs.   Support is also  included for  zero, one,  or two  wait state
operation of system DRAM.

Shadowing features are supported on  16k boundaries between C0000h and
DFFFFh, and on  32K boundaries between A0000h and  BFFFFh, and between
E0000h and FFFFFh.  Simultaneous shadowed ROM, and direct system board
access is possible in a non-overlapping fashion throughout this memory
space. Control over four access options is provided. The options are:
1. Access ROM or slot bus for reads and writes.
2. Access system board DRAM for reads and writes.
3. Access system board DRAM for reads and slot bus for writes.
4. Shadow setup mode. Read ROM of slot bus, write system board DRAM.

The VL82C316  handles system board  refresh directly and  controls the
timing  of slot  bus refresh.   Refresh is  performed in  the standard
PC/AT-compatible Mode where on-  and off-board refreshes are performed
synchronously.   Refreshes  are  staggered to  minimize  power  supply
loading  and attenuate  noise  on  the VDD  and  ground  pins. In  the
VL82C316, refresh can be  programmed to support CAS-before-RAS refresh
operation or standard RAS-only  refresh operation, self-refresh, or no
refresh operation.   The VL82C316 supports the  PC/AT standard refresh
period of 15.625 plus 125 us or  250 us slow refresh options. When the
Suspend Mode  is active,  the real-time clock's  32 kHz  oscillator is
used   as   the   timing   reference  for   absolute   minimum   power
dissipation. Self-refresh is  possible only in the  Suspend Mode. DRAM
accesses  are   not  possible  in   this  mode  of   operation.   When
self-refresh is  active, it is only  enabled when the Suspend  Mode is
also active. Otherwise, CAS-before-RAS refresh is used.

A 146818A-compatible  real-time clock (RTC) is  provided that supports
battery voltages down to 2.4 volt standard. It also includes 128 extra
battery-backed  RAM locations  (178  total) for  operating system  and
power-management   support.   The   base   address  of   the  RTC   is
programmable, but defaults  to the PC standard  address.  the hardware
supports an external RTC.  It may be used with the  internal RTC or by
itself by disabling the internal RTC.

An internal keyboard controller replaces the standard 8042 required in
a  standard PC  environment.  It  provides a  keyboard and  PS/2 mouse
interface.   As an  option, the  internal keyboard  controller can  be
disabled allowing use of an external controller.
 
The 387SX is supported. A  software coprocessor reset does not leave a
387SX in the same  state as does the reset of a  287. The VL82C316 can
be programmed to disable these software resets if problems arise.
 
The interrupt controller logic  consists of two 82C509A megacells with
eight interrupt request  lines each for a total  of 16 interrupts. The
two megacells are cascaded internally and two of the interrupt request
inputs  are connected  to internal  circuitry allowing  a total  of 13
external interrupt  requests.  There  is a special  programmable logic
included in  the VL82C316 which  allows glitch-free inputs on  all the
interrupt request pins.

The  interval timer  includes  one 82C54  counter/timer megacell.  the
counter/timer   has  three  independent   16-bit  counters   and  six
programmable counter modes.

The  DMA controllers  are  82C37A compatible.  The  DMAs control  data
transfers bet-  ween an I/O channel  and on- or  off-board memory. DMA
can  transfer data  over the  full 16  MB range  available.  There are
internal latches provided for  latching the middle address bits output
by the  82C37A megacells on the  data bus, and  74LS612 memory mappers
are  provided to  generate the  upper address  bits. An  optional low-
power DMA mode is available. in  this mode, the DMA clocks are stopped
except when DMA accesses are in progress.

The  VL82C316  can  be  programmed  for  asynchronous  or  synchronous
operation of the AT bus.

The  VL82C316 also  performs  all the  data  buffer control  functions
required. Under the control of  the CPU, the VL82C316 chip routes data
to and  from the CPU's  D bus  and the slots  (SD bus). The  parity is
checked  for D  bus DRAM  read operations.   The data  is  latched for
synchronization with the CPU. Parity OS generated for all data written
to the  D bus. The parity  function may be  optionally disabled except
when 512K x 8  DRAM memory maps are used. In this  case, parity is not
an available option.

***Configurations:...
***Features:...
**VL82C323         SCAMP II, 5 Volt Power Management Unit (PMU)      ?...
**VL82C380         Single chip 386DX PC/AT Controller +on-chip cache ?...
**VL82C325             VL82C386SX System Cache controller            ?...
**VL82C335             VL82C386DX System Cache ctrl. [no d.sheet]    ?...
**VL82C315A/322A/3216  Kodiak 32-Bit Low-Voltage Chip Set            ?...
**VL82C420/144/146     SCAMP IV [no datasheet, some info]          c93...
**VL82C480         System/Cache/ISA bus Controller                   ?...
**VL82C481         System/Cache/ISA bus Controller                 c92...
**VL82C486         Single-Chip 486, SC486, Controller                ?...
**VL82C425         486 Cache controller                              ?...
**????????         Cheetah 486, PCI [no datasheet]                   ?...
**VL82C3216        Bus Expanding Controller Cache with write buffer  ?...
**VL82C521/522     Lynx/M                                            ?...
**VL82C530         Eagle Ð                                         c95...
**VL82C541/543     Lynx                                            c95...
**VL82C591/593     SuperCore 590                                   c94...
**VL82C594/596/597 Wildcat                                         c95...
**I/O Chips:
**VL82C106 Combination I/O chip                                      ?...
**VL82C107 SCAMP  Combination I/O chip                               ?...
**VL82C108 TOPCAT Combination I/O chip                               ?...
**VL82C110 Combination I/O chip                                      ?...
**VL82C113 SCAMP  Combination I/O chip                               ?...
**VL82C114 Combination I/O chip                                      ?...
**Video: ...
**Disk:...
**Modems:...
**Other:...
**Not sure if they actually exist...
*Western Digital...
*Winbond...
*ZyMOS...
*General Sources:...

(c) Copyright mR_Slugs Warehouse - All rights Reserved