[Home] [This version is outdated, a new version is here]
*Title...
*Search:...
*Read Me/FAQ/General Info...
*_IBM...
*ACC Micro...
*ALD...
*ALi...
*AMD . . . . . . . [no datasheets, some info]...
*Chips & Technologies...
*Contaq . . . . . [no datasheets, some info]...
**82C599 PCI-VLB Bridge [no datasheet, some info] ?
82C599 PCI-VLB Bridge referenced in:
http://web.mit.edu/netbsd/src/sys/dev/pci/pcidevs
from:
https://web.archive.org/web/20050313090427/http://www.os2forum.or.at/english/info/os2hardwareinfo/pci_chips.html
"The Contaq Chipset (Contaq: 1080/4224) (8/27/95)
The Contaq 82C599 is paired with one of their 486VL chipsets (82C596
or 82C597) and bridges directly from the 486 CPU to the PCI bus.
Paraphrased from the Contaq spec.:
The 82C596 system controller provides the CPU interface, VESA bus
interface, ISA bus controller, etc. The 82C599 PCI controller provides
the bridge between PCI master/slave agent and the ISA/VESA standard
expansion bus; it arbitrates all the bus transactions between host
CPU, PCI agent, VESA device, and ISA device.
(Which sounds to me like the PCI bus is attached to the VL bus, rather
than to the CPU, which will cause PCI performance degradation.)"
**82C693 PCI-ISA Bridge [no datasheet] ?...
*Efar Microsystems [no datasheets, some info]...
*ETEQ...
*Faraday...
*Forex . . . . . . [List only, no datasheets found]...
*Intel...
**450NX (?) 06/29/98:
Chips:
[82454NX] (PXB) [82453NX] (MUX)
[82452NX] (RCG) [82451NX] (MIOC)
[82371EB] (PIIX4E),
CPUs: Single/Dual/Quad P-II Xeon/P-III Xeon
DRAM Types: FPM EDO 2-way Interleave 4-way Interleave
Mem Rows: 8
DRAM Density: 16Mbit 64Mbit
Max Mem: 8GB
ECC/Parity: Both
AGP speed: N/A
Bus Speed: 100
PCI Clock/Bus: 1/3
**????? (Profusion) c:99...
**800 series...
*Headland/G2...
*HMC (Hulon Microelectronics)...
*Logicstar...
*Motorola...
*OPTi...
**82c465MV/A/B Single-Chip Mixed Voltage Notebook Solution <Oct97
***Info:...
***Configurations:...
***Features:...
**82C481?/482? HiP/486 & HiB/486 [no datasheet] Oct89...
**82C491/392 486WB PC/AT Chipset <04/21/91...
**82C493/392 486SXWB <10/21/91...
**82C495SX/392SX LCWB PC/AT chipset [no datasheet] ?...
**82C495SLC DXSLC 386/486 Low Cost Write Back c:92...
**82C495XLC PC/AT Chip Set c:93...
**82c496A/B DXBB PC/AT Chipset <Mar92...
**82C496/7 DXBB PC/AT Chipset (Cached) <01/16/92...
**82C498 DXWB PC/AT chipset [no datasheet] ?...
**82C499 DXSC DX System Controller c:93...
**82C546/547 Python PTM3V c:94
***Notes:...
***Info:...
***Configurations:...
***Features:
o 100% PC/AT compatible
o Fully supports the 3.3V/5.0V Pentium processors
o Three chip solution:
- 82C547 System Controller (SYSC) (160-pin PQFP)
- 82C546 AT Bus Controller (ATC) (208-pin PQFP)
- 82C206 Integrated Peripheral Controller (IPC) (84-pin PLLC
or 100-pin PQFP)
o Two buffer/translator support chips:
- 82C606A (100-pin PQFP)
- 82C606B (100-pin PQFP)
o Supports Pentium CPU address pipelining
o 1X clock source, supporting systems running Pentium processor
bus clocks up to 60MHz
o Write-back, direct-mapped cache with size selections:
64KB, 128KB, 256KB, 512KB, 1MB and 2MB
o Programmable cache write policy: write-back or write-through
o Fully programmable cache and DRAM read/write cycles
o Supports 3-2-2-2 cache burst read cycles at 60MHz
o Built-in tag auto-invalidation circuitry
o Support for two programmable non-cacheable memory regions
o Options for cacheable, write-protected, system and video BIOS
o Supports two banks of 64-bit wide DRAMs with 256KB, 512KB, 1MB
2MB, 4MB and 8MBx36 Page Mode
o Supports DRAM configurations up to 128MB
o Supports 3-3-3-3 pipeline DRAM burst cycles
o DRAM post write buffer
o Support for flash ROM
o Shadow RAM option
o Hidden refresh with CAS-before-RAS refresh supported
o High-performance 32-bit local bus support
o Performance-oriented snoop-line comparator for VL/ISA
bus masters
o External DMA page register
o Turbo/slow speed selection
o Asynchronous CPU and VL bus interface
o AT bus clock speed programmability
o Transparent 8042 emulation for Fast CPU Reset and GATEA20
generation
o Supports Ports 92h, Gate A20, and Fast Reset
o Mixed voltage (3.3V and 5.0V), low-power, high speed, 0.8
micron CMOS technology
**82C556/7/8 Viper [no datasheet] ?...
**82C556/7/8N Viper-N Viper Notebook Chipset <05/25/95...
**82C556M/7M/8E Viper-N+ Viper Notebook Chipset c:96...
**82C566/7/8 Viper-Max Chipset Scalable MultiMedia PC Solution ?...
**82C571/572 486/Pentium c:93...
**82C576/7/8 Viper Xpress [no datasheet] ?...
**82C576/8/9 Viper XPress+ [no datasheet, some info] <01/16/97...
**82C596/597 PTMAWB Pentium Adaptive Write-back (Cobra) c:93...
**82C650/1/2 Discovery (Pentium Pro) [no datasheet] ?...
**82C681/2/6/7 386/486WB EISA c:92...
**82C683 386/486AWB EISA [no datasheet] ?...
**82C693/6/7 Pentium uP Write Back Cache EISA c:93...
**82C700 FireStar c:97...
**82C701 FireStar Plus c:97...
**82C750 Vendetta [no datasheet] ?...
**82c801 SCWB2 DX Single Chip Solution c:92...
**82C802 SCWB2 PC/AT Single Chip [no datasheet] ?...
**82C802G/GP System/Power Management Controller (cached) c:93...
**82C895 System/Power Management Controller (cached) c:Sep94...
**82C898 System/Power Management Controller (non-cache)c:Nov94...
**
**Support Chips:
**82C601/2 Buffer Devices <Nov94...
**82C822 PCIB (VLB-to-PCI bridge) c:94...
**Other:...
*PC CHIPS/Amptron/Atrend/ECS/Elpina/etc...
*SIS...
*Symphony...
*TI (Texas Instruments)...
*UMC...
*Unresearched:...
*VIA...
*VLSI...
*Western Digital...
*Winbond...
*ZyMOS...
*General Sources:...
(c) Copyright mR_Slugs Warehouse - All rights Reserved