[Home] [This version is outdated, a new version is here]
*Title...
*Search:...
*Read Me/FAQ/General Info...
*_IBM...
*ACC Micro...
*ALD...
*ALi...
*AMD . . . . . . . [no datasheets, some info]...
*Chips & Technologies...
*Contaq . . . . . [no datasheets, some info]...
*Efar Microsystems [no datasheets, some info]...
*ETEQ...
*Faraday...
*Forex . . . . . . [List only, no datasheets found]...
*Intel...
**450NX (?) 06/29/98:
Chips:
[82454NX] (PXB) [82453NX] (MUX)
[82452NX] (RCG) [82451NX] (MIOC)
[82371EB] (PIIX4E),
CPUs: Single/Dual/Quad P-II Xeon/P-III Xeon
DRAM Types: FPM EDO 2-way Interleave 4-way Interleave
Mem Rows: 8
DRAM Density: 16Mbit 64Mbit
Max Mem: 8GB
ECC/Parity: Both
AGP speed: N/A
Bus Speed: 100
PCI Clock/Bus: 1/3
**????? (Profusion) c:99...
**800 series...
*Headland/G2...
*HMC (Hulon Microelectronics)...
*Logicstar...
*Motorola...
*OPTi...
**82C381/382 HiD/386 (386DX) c:89
***Info:
The HiD/386 Chipset, 82C381 and 82C382D, support high integration
implementations of Direct Mapped Cache with 32KB/64KB/128KB Cache for
25 and 33 MHz 386/AT Personal Computers. Combined with the 82C206
Integrated Peripherals Controller, it integrates the 386/AT mother-
board to under 20 devices, plus memory. It is designed to cost reduce
discrete and CHIPS’CS8230 based 82385 Cache 386/AT designs, as well as
boost the performance of these designs to 33 MHz, with >64KB Cache.
The 82681 provides system control logic and data bus conversion logic.
The control logic consists of 386 CPU control logic, AT Bus cycle
control, 387 Numeric Processor control logic, synchronous clock divide
logic and control of the local peripheral bus. The data bus conversion
logic consists of various 8, 16, 32 bit conversions for ROM cycles, AT
bus cycles and memory cycles.
The 820382D performs the Memory Management functions for the HiD/AT
chipset. It is designed to optimize cost of high performance 386/AT
systems with 64KB, l28KB or larger Direct Mapped Cache Memory. It also
implements logic to maintain compatibility in the AT environment . It
provides a Page Interleave backend for main DRAM memory, in order to
improve performance during miss cycles. It also has features for
reducing system cost.
It minimizes Cache Memory cost by allowing the use of slow SRAM; by
supporting single EPROM BIOS configurations; putting DRAM on the local
bus and consequently reducing DRAM speeds by 15ns typically; and by
remapping 256K of DRAM between 640K and 1024K to top of main memory.
It provides a very flexible implementation of paging for the main DRAM
memory. For even bank configurations, it provides 2-way or 4-way
interleaving; for odd banks it provides paging. This provides a
flexible approach to increasing the size of the local memory as
software demands increase, without imposing a penalty on performance.
Finally, memory performance is optimized by shadow RAM techniques for
BIOS ROMs; concatenated pages for multiple hank configurations; paging
for odd banks; and variable page size for larger DRAMs.
System Architecture
The HiD/AT chipset is compatible with the 82C206 Integrated
Peripherals Controller. Consequently, with the 82C206, a very high
integration and very high performance 386/AT can be implemented. A
typical motherboard can be designed with less than 20 devices plus
memory.
For larger AT designs, targeted at file-servers and departmental
computers, designs with 8 or more slots can be supported with external
AT bus drivers.
***Configurations:...
***Features:...
**82C391/392 386WB PC/AT Chipset (386DX) <Dec90...
**82C461/462 Notebook PC/AT chipset [no datasheet] ?...
**82c463 SCNB Single Ship Notebook c:92...
**82c465MV/A/B Single-Chip Mixed Voltage Notebook Solution <Oct97...
**82C481?/482? HiP/486 & HiB/486 [no datasheet] Oct89...
**82C491/392 486WB PC/AT Chipset <04/21/91...
**82C493/392 486SXWB <10/21/91...
**82C495SX/392SX LCWB PC/AT chipset [no datasheet] ?...
**82C495SLC DXSLC 386/486 Low Cost Write Back c:92...
**82C495XLC PC/AT Chip Set c:93...
**82c496A/B DXBB PC/AT Chipset <Mar92...
**82C496/7 DXBB PC/AT Chipset (Cached) <01/16/92...
**82C498 DXWB PC/AT chipset [no datasheet] ?...
**82C499 DXSC DX System Controller c:93...
**82C546/547 Python PTM3V c:94...
**82C556/7/8 Viper [no datasheet] ?...
**82C556/7/8N Viper-N Viper Notebook Chipset <05/25/95...
**82C556M/7M/8E Viper-N+ Viper Notebook Chipset c:96...
**82C566/7/8 Viper-Max Chipset Scalable MultiMedia PC Solution ?...
**82C571/572 486/Pentium c:93...
**82C576/7/8 Viper Xpress [no datasheet] ?...
**82C576/8/9 Viper XPress+ [no datasheet, some info] <01/16/97...
**82C596/597 PTMAWB Pentium Adaptive Write-back (Cobra) c:93...
**82C650/1/2 Discovery (Pentium Pro) [no datasheet] ?...
**82C681/2/6/7 386/486WB EISA c:92...
**82C683 386/486AWB EISA [no datasheet] ?...
**82C693/6/7 Pentium uP Write Back Cache EISA c:93...
**82C700 FireStar c:97...
**82C701 FireStar Plus c:97...
**82C750 Vendetta [no datasheet] ?...
**82c801 SCWB2 DX Single Chip Solution c:92...
**82C802 SCWB2 PC/AT Single Chip [no datasheet] ?...
**82C802G/GP System/Power Management Controller (cached) c:93...
**82C895 System/Power Management Controller (cached) c:Sep94...
**82C898 System/Power Management Controller (non-cache)c:Nov94...
**
**Support Chips:
**82C601/2 Buffer Devices <Nov94...
**82C822 PCIB (VLB-to-PCI bridge) c:94...
**Other:...
*PC CHIPS/Amptron/Atrend/ECS/Elpina/etc...
*SIS...
*Symphony...
*TI (Texas Instruments)...
*UMC...
*Unresearched:...
*VIA...
*VLSI...
*Western Digital...
*Winbond...
*ZyMOS...
*General Sources:...
(c) Copyright mR_Slugs Warehouse - All rights Reserved