[Home] [This version is outdated, a new version is here]
*Title...
*Search:...
*Read Me/FAQ/General Info...
*_IBM...
*ACC Micro...
*ALD...
*ALi...
*AMD . . . . . . . [no datasheets, some info]...
*Chips & Technologies...
**CS8232 CMOS 386/AT (82C301/302/303/304/305/306) c86
***Notes:...
**CS8233 PEAK/386 AT (Cached) (82C311/82C315/82C316) c:Dec90...
**CS8236 386/AT (82C301/2/3/4/5/6/206) c86...
**CS8237 TURBO CACHE-BASED 386/AT (82C301/7/3/4/5/6/206) c86...
**CS8238 CHIPS/280 & 281 (386 MCA)(82C321/322/325/223/226) c:Aug89...
**CS82310 PEAK/DM 386 AT (82C351/82C355/82C356) c91...
**CS8281 NEATsx (386SX) (82C811/812/215/206) c:Dec89...
**CS8283 LeAPset-sx (82C841/82C242/82C636) c:Mar90...
**CS8285 PEAKsx (82C836/82C835) c91...
**CS8288 CHIPSlite-sx (82C836/82C641/82C835) c?...
**CS4000 WinCHIPS (64200/84021/84025) c92...
**CS4021 ISA/486 (84021/84025) c92...
**CS4031 CHIPSet (84031/84035) 5/10/93...
**CS4041/5 CHIPSet (84041/84045) 2/10/95...
**CB8291 ELEAT [no datasheet] c90...
**CB8295 ELEATsx [no datasheet] c90...
**82C100 IBM PS/2 Model 30/Super XT ?...
**82C110 IBM PS/2 Model 30/Super XT ?...
**82C235 Single Chip AT (SCAT) c89...
**82C836 Single Chip 386sx (SCATsx) <91...
**F8680/A PC/CHIP Single-Chip PC c93...
**
**Support Chips:
**64200 (Wingine) High Performance 'Windows Engine' c:Oct91...
**82C206 Integrated Peripheral Controller c86...
**82C601/A Single Chip Peripheral Controller <08/30/90...
**82C607 Multifunction Controller <Jun88...
**82C710 Universal Peripheral Controller c:Aug90...
**82C711 Universal Peripheral Controller II c:Jan91...
**82C712 Universal Peripheral Controller II c:Jan91...
**82C721 Universal Peripheral Controller III c:May93...
**82C735 I/O Peripheral Controller With Printgine c:Jul93...
**82C835 Single CHIP 386sx AT Cache Controller c:Apr91...
**F87000 Multi-Mode Peripheral Chip 11/23/93...
**Other:...
**Disk:...
**Video:...
*Contaq . . . . . [no datasheets, some info]...
*Efar Microsystems [no datasheets, some info]...
*ETEQ...
*Faraday...
*Forex . . . . . . [List only, no datasheets found]...
*Intel...
**????? (Profusion) c:99
Chips:
Memory Access Controller (MAC)
Data Interface Buffer (DIB)
CPUs: 8x P-III Xeon Oct
DRAM Types: SDRAM PC100 2-way Interleave dual channel
Max Mem: 32GB
ECC/Parity: ECC
AGP speed: N/A
Bus Speed: 100
PCI Clock/Bus: 1/3 PCI-66/64
**800 series...
*Headland/G2...
**Notes:
InfoWorld Apr 10, 1989 p42 - Video Severn and G-2 Will Merge to form
Headland Technology.
...affiliate of LSI logic.
According to:
http://www.vgamuseum.info/index.php/news/itemlist/category/15-headland-technology
Graphics chips were renamed from GC*** to HT***. In this document any
part no. that differs only by GC/HT have been assumed to be a renamed
part.
**GC101/102 12/16MHz PC/AT Compatible Chip Set c:Feb88...
**GC101/102/103 12/16MHz PC/AT Compatible Chip Set + EMS 4.0 c:Jul89...
**GCK113 80386 AT Compatible Chip Set c:oct89...
**GCK181 Universal PS/2 Chip Set c:Mar89...
**HT11 Single 286 AT Chip [no datasheet] <Aug90...
**HT12/+/A Single 286 AT Chip with EMS support c:Aug90...
**HT18 80386SX Single Chip c:Sep91...
**HT21 386SX/286 Single Chip (20 MHz) c:Aug91...
**HT22 386SX/286 Single Chip (25 MHz) c:Sep91...
**HT25 3-volt Core Logic for 386SX c:Dec92...
**HT35 Single-Chip Peripheral Controller [partial info] ?...
**HTK320 386DX Chip Set c:Sep91
***Info:
The HTK320 chip set is a 2-chip, high-performance, cost-effective
solution for the 80386DX microprocessor. In its minimum configuration,
this highly integrated chip set requires only four external TTL
devices to implement a fully compatible IBM PC/AT system at speeds up
to 40 MHz.
The HTK320 is based on Headland’s Bus Architecture and consists of the
HT321-ISA Controller and the HT322-Memory Control Unit (MCU) packaged
in two 184-pin plastic quad flat packs. Among its features are an
on-chip cache controller and internal tag RAM.
Unlike other 3rd generation chip sets that have integral Cache
Controllers, the HTK320 integrates the high-speed tag RAM into the
chip set to enhance performance and significantly reduce component
count and manufacturing cost. The direct mapped or 2-way set
associative cache design supports external cache sizes of 32K, 64K,
and 128K.
The HTK320 can support Peripheral Devices such as VGA or SCSI
controllers on the local processor bus, or any 3rd party device that
is designed to work within the 386DX Bus Protocol and Timing. By
eliminating the ISA backplane bottleneck, system designers can greatly
improve the performance of functions such as graphics generation and
disk access.
The HTK320 incorporates a 4-leve1 deep Write Buffer and performs byte
gathering into 32 bit accesses to the DRAM. This facilitates real
zero wait state writes and, when coupled with the 2-way set
associative cache, provides enhanced memory performance.
The HTK320 Supports up to 4 banks of DRAM, configurable as 1-4 Banks.
This flexible memory architecture allows for any memory type, from
256Kb to 16Mb devices, in any bank. Maximum system performance is
achieved from the DRAM banks through various means, including
interleave of Memory Bank and/or Page, and CAS before RAS refresh.
The memory may also be tuned to its maximum potential through the use
of extensive DRAM timing Control Registers, controls include,
Precharge time, Access time on Reads, Active time on Writes, as well
as CAS and RAS delays. In addition, further system performance is
gained by separate timing parameters on the read and Write cycles
which allow system designers to take maximum advantage of the
pipelined structure of the chip set.
The HTK320 also supports extensive mapping registers, which allow
system designers to take maximum advantage of system memory. The chip
set supports EMS LIM 4.0, allows for mixed Shadow/Remap in 16K blocks
between the 640K and 1M boundaries, and eliminates the requirement fer
external decoding logic by support of 27 Programmable Non-cache
regions. With the' extensive HTK320 mapping capability, it is
feasible to seamlessly place 3rd party devices on the local bus
without the need for external TTL support. The HTK320 Mapping
structure provides for a single 8-bit EPROM to be used for both the
system and Video BIOS, further reducing the system chip count and
cost.
***Configurations:...
***Features:...
**HTK340 "Shasta" 486 Chip Set c:Jun92...
**Support Chips:
**HT44 Secondary Cache c:Jun92...
**Other:...
*HMC (Hulon Microelectronics)...
*Logicstar...
*Motorola...
*OPTi...
*PC CHIPS/Amptron/Atrend/ECS/Elpina/etc...
*SIS...
*Symphony...
*TI (Texas Instruments)...
*UMC...
*Unresearched:...
*VIA...
*VLSI...
*Western Digital...
*Winbond...
*ZyMOS...
*General Sources:...
(c) Copyright mR_Slugs Warehouse - All rights Reserved