[Home] [This version is outdated, a new version is here]
*Title...
*Search:...
*Read Me/FAQ/General Info...
*_IBM...
*ACC Micro...
*ALD...
*ALi...
*AMD . . . . . . . [no datasheets, some info]...
*Chips & Technologies...
*Contaq  . . . . . [no datasheets, some info]...
*Efar Microsystems [no datasheets, some info]...
**Other:
82EC100G 
82EC800
82EC802G, 82EC802GL - "One Chip32 Bits PC/AT Core Logic"*
82EC810 486 
82EC922 Pentium 
82EC926 PCI-ISA bridge

>* https://patentimages.storage.googleapis.com/pdfs/US5802555.pdf

*ETEQ...
*Faraday...
*Forex . . . . . . [List only, no datasheets found]...
*Intel...
**?????  (Profusion)    c:99
Chips:         
Memory Access Controller (MAC)  
Data Interface Buffer (DIB)
CPUs:          8x P-III Xeon Oct
DRAM Types:    SDRAM PC100 2-way Interleave dual channel
Max Mem:       32GB
ECC/Parity:    ECC
AGP speed:     N/A
Bus Speed:     100
PCI Clock/Bus: 1/3 PCI-66/64



**800 series...
*Headland/G2...
**GC101/102/103 12/16MHz PC/AT Compatible Chip Set + EMS 4.0   c:Jul89
***Notes:...
***Info:
The GC103 is a companion chip  to the GC101/102 AT chip set. Replacing
the GC102  in its Address Buffer  mode, this chip adds  logic to fully
implement LIM, EMS  4.0.  This device expands the  capabilities of the
GC101/102  chip set.   It adds  support for  up to  8MB of  memory and
Shadow RAM for systems  and video BIOS. The register-intensive design,
combined  with the  use of  system memory,  offers extremely  high EMS
throughput compared with EMS  systems using fewer mapping registers or
expansion  memory. The  GC103 contains  a chip  mapping  register that
allows  EMS  to operate  at  full  system  speed without  adding  wait
states. With 2 sets of  32 EMS registers context switching in hardware
as well as software is supported.

The GC103 provides address buffering  for the expansion bus, local I/O
bus, and the  system board DRAM.  Address ,  DMA, and Refresh controls
are  included  in the  GC103.  The  chip  integrates additional  logic
previously implemented discretely in  the GC101/102 board design. This
device is packaged in a 160 pin quad flatpack.

***Configurations:...
***Features:...
**GCK113        80386 AT Compatible Chip Set                   c:oct89...
**GCK181        Universal PS/2 Chip Set                        c:Mar89...
**HT11          Single 286 AT Chip [no datasheet]               <Aug90...
**HT12/+/A      Single 286 AT Chip with EMS support            c:Aug90...
**HT18          80386SX Single Chip                            c:Sep91...
**HT21          386SX/286 Single Chip (20 MHz)                 c:Aug91...
**HT22          386SX/286 Single Chip (25 MHz)                 c:Sep91...
**HT25          3-volt Core Logic for 386SX                    c:Dec92
***Info:...
***Configurations:...
***Features:...
**HT35          Single-Chip Peripheral Controller [partial info]     ?...
**HTK320        386DX Chip Set                                 c:Sep91...
**HTK340        "Shasta" 486 Chip Set                          c:Jun92...
**Support Chips:
**HT44          Secondary Cache                                c:Jun92...
**Other:...
*HMC (Hulon Microelectronics)...
*Logicstar...
*Motorola...
*OPTi...
*PC CHIPS/Amptron/Atrend/ECS/Elpina/etc...
*SIS...
*Symphony...
*TI (Texas Instruments)...
*UMC...
*Unresearched:...
*VIA...
*VLSI...
*Western Digital...
*Winbond...
*ZyMOS...
*General Sources:...