[Home] [This version is outdated, a new version is here]
*Title...
*Search:...
*Read Me/FAQ/General Info...
*_IBM...
*ACC Micro...
*ALD...
*ALi...
*AMD . . . . . . . [no datasheets, some info]...
*Chips & Technologies...
**82C711 Universal Peripheral Controller II c:Jan91
***Info:...
***Versions:...
***Features:...
**82C712 Universal Peripheral Controller II c:Jan91...
**82C721 Universal Peripheral Controller III c:May93...
**82C735 I/O Peripheral Controller With Printgine c:Jul93...
**82C835 Single CHIP 386sx AT Cache Controller c:Apr91...
**F87000 Multi-Mode Peripheral Chip 11/23/93...
**Other:...
**Disk:...
**Video:...
*Contaq . . . . . [no datasheets, some info]...
*Efar Microsystems [no datasheets, some info]...
*ETEQ...
*Faraday...
*Forex . . . . . . [List only, no datasheets found]...
*Intel...
**????? (Profusion) c:99
Chips:
Memory Access Controller (MAC)
Data Interface Buffer (DIB)
CPUs: 8x P-III Xeon Oct
DRAM Types: SDRAM PC100 2-way Interleave dual channel
Max Mem: 32GB
ECC/Parity: ECC
AGP speed: N/A
Bus Speed: 100
PCI Clock/Bus: 1/3 PCI-66/64
**800 series...
*Headland/G2...
**HT11 Single 286 AT Chip [no datasheet] <Aug90
***Notes:...
**HT12/+/A Single 286 AT Chip with EMS support c:Aug90...
**HT18 80386SX Single Chip c:Sep91...
**HT21 386SX/286 Single Chip (20 MHz) c:Aug91...
**HT22 386SX/286 Single Chip (25 MHz) c:Sep91...
**HT25 3-volt Core Logic for 386SX c:Dec92
***Info:
The HT25 is the industry’s first 3-Volt single chip core logic with
integrated power management for 386SX based 3-Volt systems. Pro-
grammable power management features give system manufacturers the
flexibility of offering customized system solutions.
GENERAL DESCRIPTION
The HT25 is a PC/AT1M compatible single-chip solution with integrated
power management designed to operate in a 3-Volt system environment.
This highly integrated chip facilitates the design of low power, high
performance portable systems. The HT25 supports 3-Volt 386SX CPUs at
clock speeds up to 25MHz at 2.7V to 3.6V. It supports power
management functions using the System Management Mode (SMM).
Flexible power management is the cornerstone of the HT25. This
approach provides power saving features that can be customized for
product differentiation. Power management features include system
activity monitors and general purpose I/O pins. The HT25 generates
System Management Interrupt (SMI) to process activity information or
when access to powered down peripherals is detected. Further power
savings are achieved through the HT25’s ability to control CPU and NPU
clocks and support for slow refresh and self refresh DRAMs.
The HT25 Memory Controller features BIOS Shadowing, Memory Relocation,
EMS, Page Mode Memory Access and Interleaving. The memory controller
allows memory banks to be reordered to allow more efficient memory in-
terleaving. The HT25 supports 512Kb, le, and 4Mb DRAMs.
The HT25 architecture is optimized for 3-Volt system designs, the SD
bus acknowledge input provides a flexible I/O bus architecture and the
XD bus is buffered directly from the HT25. Further, no external data
bus buffers are required for a closed 3V system.
***Configurations:...
***Features:...
**HT35 Single-Chip Peripheral Controller [partial info] ?...
**HTK320 386DX Chip Set c:Sep91...
**HTK340 "Shasta" 486 Chip Set c:Jun92...
**Support Chips:
**HT44 Secondary Cache c:Jun92...
**Other:...
*HMC (Hulon Microelectronics)...
*Logicstar...
*Motorola...
*OPTi...
*PC CHIPS/Amptron/Atrend/ECS/Elpina/etc...
*SIS...
*Symphony...
*TI (Texas Instruments)...
*UMC...
*Unresearched:...
*VIA...
*VLSI...
*Western Digital...
*Winbond...
*ZyMOS...
*General Sources:...
(c) Copyright mR_Slugs Warehouse - All rights Reserved