[Home] [This version is outdated, a new version is here]
*Title...
*Search:...
*Read Me/FAQ/General Info...
*_IBM...
*ACC Micro...
*ALD...
*ALi...
**M???? Genie, Quad Pentium [no datasheet, some info] c95
***Notes:
It looks like this was never released, very little info, the 4-CPU
support of the Pentium is inconsistent with the Intel SMP
architecture.
Mentioned in:
EDN, Electrical Design News - Volume 40, Issues 13-16 - p24 (c1995)
"The Genie chip set suits multiprocessor applications..."
http://www.os2forum.or.at/english/info/os2hardwareinfo/pci_chips.html
"
3) The Genie Chipset (Acer Labs: 10B9/4281) (8/27/95)
This is a chipset by Acer Laboratories Inc. (ALI) which is intended
for use in multiprocessing systems. Specifically, the chipset will
support up to four P54C, P55C, Cyrix M1 or AMD K5 processors, though I
don't know if you can "mix and match" the CPUs (though I doubt
it). I've had no reports of success or failure with boards which use
this chipset. "
**M1451/49 Aladdin (Pentium) [no datasheet] ?...
**M1511/12/13 Aladdin II (Pentium) [no datasheet, some info] >Apr95...
**M1521/23 Aladdin III 50-66MHz <Nov96...
**M1531/33/43 Aladdin IV & IV+ 50-83.3MHz <05/28/97...
**M1541/42/33/43 Aladdin V & V+ 50-100MHz ?...
**M1561/43/35D Aladdin 7 ArtX [no datasheet, some info] 11/08/99...
**M6117 386SX Single Chip PC <97...
**
**Support Chips:
**M1535/D South Bridge ?...
**
**May not exist:...
**Later Chipsets:...
**Other:...
*AMD . . . . . . . [no datasheets, some info]...
*Chips & Technologies...
*Contaq . . . . . [no datasheets, some info]...
*Efar Microsystems [no datasheets, some info]...
*ETEQ...
*Faraday...
*Forex . . . . . . [List only, no datasheets found]...
*Intel...
**450NX (?) 06/29/98:
Chips:
[82454NX] (PXB) [82453NX] (MUX)
[82452NX] (RCG) [82451NX] (MIOC)
[82371EB] (PIIX4E),
CPUs: Single/Dual/Quad P-II Xeon/P-III Xeon
DRAM Types: FPM EDO 2-way Interleave 4-way Interleave
Mem Rows: 8
DRAM Density: 16Mbit 64Mbit
Max Mem: 8GB
ECC/Parity: Both
AGP speed: N/A
Bus Speed: 100
PCI Clock/Bus: 1/3
**????? (Profusion) c:99...
**800 series...
*Headland/G2...
**HT44 Secondary Cache c:Jun92
***Info:...
***Versions:...
***Features:
General Features
o Support for 4868X/DX/DX2 CPUs
o System implementation with Headland’s HTK340 chip set and future
486 chip sets
o 16, 20, 25 and 33 MHz CPU speeds
Memory Configurations
o 32KB, 64KB, 128KB, 256KB, 512KB & 1MB cache sizes
o 25ns SRAMs required at 33 MHz
o Asynchronous and synchronous SRAMs are supported
o Programmable write-protected and non-cacheable regions are
supported through the chip set
Architecture
o Look-Aside
o Write through
o Direct mapped
o Integrated tag comparator
o Zero wait state cache hits
o Simultaneous 486 and secondary cache update on read miss
o 486 line burst cycle support
Package & Die
o 84-pin PLCC
o LSI Logic’s 0.7 micron HCMOS process
**Other:...
*HMC (Hulon Microelectronics)...
*Logicstar...
*Motorola...
*OPTi...
*PC CHIPS/Amptron/Atrend/ECS/Elpina/etc...
*SIS...
*Symphony...
*TI (Texas Instruments)...
*UMC...
*Unresearched:...
*VIA...
*VLSI...
*Western Digital...
*Winbond...
*ZyMOS...
*General Sources:...
(c) Copyright mR_Slugs Warehouse - All rights Reserved