[Home] [This version is outdated, a new version is here]
*Title...
*Search:...
*Read Me/FAQ/General Info...
*_IBM...
*ACC Micro...
*ALD...
*ALi...
*AMD . . . . . . . [no datasheets, some info]...
*Chips & Technologies...
*Contaq  . . . . . [no datasheets, some info]...
*Efar Microsystems [no datasheets, some info]...
*ETEQ...
*Faraday...
*Forex . . . . . . [List only, no datasheets found]...
*Intel...
**82495DX/490DX DX CPU-Cache Chip Set                           <Sep91
***Notes:...
***Info:...
***Configurations:...
***Features:...
**82495XP/490XP Cache Controller / Cache RAM (for i860)       06/05/91...
**82496/491     Cache Controller / Cache RAM (for P5 Pentium) 03/22/93...
**82497/492   Cache Controller / Cache RAM (for P54 Pentium)    <Nov94...
**82498/493   Cache Controller / Cache RAM (for P54 Pentium)    <Nov94...
**
**Later chipsets (basic spec):
**440 series:...
**450NX  (?)            06/29/98:...
**?????  (Profusion)    c:99...
**800 series...
*Headland/G2...
**Notes:
InfoWorld Apr 10, 1989 p42 - Video Severn and G-2 Will Merge to form
Headland Technology.
...affiliate of LSI logic.

According to:
http://www.vgamuseum.info/index.php/news/itemlist/category/15-headland-technology

Graphics chips were renamed from  GC*** to HT***. In this document any
part no. that differs only by  GC/HT have been assumed to be a renamed
part.

**GC101/102     12/16MHz PC/AT Compatible Chip Set             c:Feb88
***Info:...
***Configurations:...
***Features:...
**GC101/102/103 12/16MHz PC/AT Compatible Chip Set + EMS 4.0   c:Jul89...
**GCK113        80386 AT Compatible Chip Set                   c:oct89...
**GCK181        Universal PS/2 Chip Set                        c:Mar89...
**HT11          Single 286 AT Chip [no datasheet]               <Aug90...
**HT12/+/A      Single 286 AT Chip with EMS support            c:Aug90...
**HT18          80386SX Single Chip                            c:Sep91...
**HT21          386SX/286 Single Chip (20 MHz)                 c:Aug91...
**HT22          386SX/286 Single Chip (25 MHz)                 c:Sep91...
**HT25          3-volt Core Logic for 386SX                    c:Dec92...
**HT35          Single-Chip Peripheral Controller [partial info]     ?...
**HTK320        386DX Chip Set                                 c:Sep91...
**HTK340        "Shasta" 486 Chip Set                          c:Jun92...
**Support Chips:
**HT44          Secondary Cache                                c:Jun92...
**Other:...
*HMC (Hulon Microelectronics)...
*Logicstar...
*Motorola...
*OPTi...
*PC CHIPS/Amptron/Atrend/ECS/Elpina/etc...
*SIS...
**950        LPC I/O                                         <07/16/99
***Info:
The SIS950 is  a LPC Interface based highly  integrated Super I/O. The
SIS950 provides the most  commonly used legacy Super I/O functionality
plus  the latest  Environment  Control initiatives,  such as  Hardware
Monitor, Fan Speed Controller  and SiS’s "SmartGuardian" function. The
device’s   LPC   interface   complies   with  Intel   "LPC   Interface
Specification  Rev.  1.0" (Sept.  29,  1997).   The  SIS950 meets  the
"Microsoft PC98 &  PC99 System Design Guide" requirements  and is ACPI
compliant.

The SIS950 features the  enhanced hardware monitor providing 3 thermal
inputs  from  remote  thermistors,  thermal diode  or  diode-connected
transistor  (2N3904).  The device  also  provides  the SiS  innovative
intelligent   automatic   Fan  ON/OFF   &   speed  control   functions
(SmartGuardian) to reduce overall system noise and power consumption.

The  SIS950   has  integrated  nine  logical   devices,  featuring  an
Environment  Controller   (controls  three  Fans).    The  Environment
Controller has  temperature, voltage and  Fan Speed monitors.  One Fan
Speed Controller  is responsible to  control three fan  speeds through
three 128  steps of  Pulse Width Modulation  (PWM) output pins  and to
monitor three fan's tachometer inputs.

Other  features  include   one  high-performance  2.88MB  floppy  disk
controller, with  digital data  separator, supporting two  360K/ 720K/
1.2M/ 1.44M/ 2.88M floppy disk drives. One multi-mode high-performance
parallel  port  features  the  bi-directional Standard  Parallel  Port
(SPP), the  Enhanced Parallel  Port (EPP  V.  1.7 and  EPP V.  1.9 are
supported),  and the  IEEE 1284  compliant Extended  Capabilities Port
(ECP).   Two  16C550  standard   compatible  enhanced   UARTs  perform
asynchronous  communication,  and  support  IR,  one  consumer  remote
control (TV  remote) IR, one  MPU-401 UART mode compatible  MIDI port,
one  game port  with  built-in 558  quad  timers and  buffer chips  to
support  direct connection  of 2  joysticks,  and six  ports (48  GPIO
pins).  There is  also a flash ROM interface  with Address (FA[0:18]),
Data (FD[0:7]),  and supporting three  control signals FCS#,  FWE# and
FRD#. In addition,  a SmartGuardian engine is provided  to monitor the
system condition and reacts to the detected condition accordingly.

These nine logical devices can be individually enabled or disabled via
software configuration registers.  The SIS950 utilizes power-efficient
circuitry  to  reduce power  consumption.  Once  a  logical device  is
disabled, the inputs are gated  inhibit, the outputs are TRI-STATE and
the input  clock is disabled. The  SIS950 requires a  single 48/24 MHz
clock input and operates with a single +5V power supply.

The SIS950 is available in 128-pin PQFP (Plastic Quad Flat Package).

***Versions:...
***Features:...
**Other:...
**PII/III/Pro...
**Athlon etc...
*Symphony...
*TI (Texas Instruments)...
*UMC...
*Unresearched:...
*VIA...
*VLSI...
*Western Digital...
*Winbond...
*ZyMOS...
*General Sources:...