[Home] [This version is outdated, a new version is here]
*Title...
*Search:...
*Read Me/FAQ/General Info...
*_IBM...
*ACC Micro...
*ALD...
*ALi...
**M1489/87       FinALi-486 PCI Chipset                         <Feb95
***Info:
ALi's M1489/M1487 PCI chipset is  the most cost effective PCI solution
available. M1489/M1487  enables top-to-bottom PCI in  486 CPU systems,
offering superior price/performance for mainstream PCI-ISA systems.

M1489/M1487 highly  integrates the DRAM controller,  L2 cache control-
ler,  Host,  PCI, and  ISA  interface, as  well  as  the standard  ISA
functions:  DMA controller,  interrupt controller,  timer/counter, RTC
(Real Time Clock),  and keyboard controller. Additionally, M1489/M1487
incorporates the high performance Local  Bus IDE allowing a system de-
signer to implement Local bus IDE with no additional cost. M1489/M1487
is a  highly integrated  solution requiring minimized  TTL components,
enabling PCI-ISA designs at costs equal to or lower than comparable VL
Bus designs.

M1489 (Cache Memory PCI Controller:  CMP) integrates the L2 cache con-
troller  and  the  DRAM  controller.  The  cache  controller  supports
write-back cache  policies and cache size  from 128K to 1M  byte in an
interleaved  or non-interleaved  configuration.   The DRAM  controller
interfaces DRAM  to the Host  bus, PCI bus,  and Link bus.   M1489 can
support   EDO  3/5V   DRAM,   standard  DRAM,   and  flexible   timing
select. M1489  also integrates  intelligent Host to  PCI, PCI  to Host
buffer  to achieve high  performance.  Also,  M1489 provides  the high
performance Local Bus IDE interface.

M1487 (ISA Bridge Controller: IBC) provides the bridge between the ISA
bus, PCI  bus, and Host bus.  IBC integrates the  common I/O functions
found in  today's ISA  based systems: a  seven channel DMA,  two 82C59
interrupt controllers,  8254 timer/ counter, deep  green function, and
control logic for NMI generation. IBC also has built-in 128 bytes RTC,
MC14069, KBC,  and 7406.   IBC also provides  the decode  for external
BIOS.

***Configurations:...
***Features:...
**M????          Genie, Quad Pentium  [no datasheet, some info]    c95...
**M1451/49       Aladdin    (Pentium) [no datasheet]                 ?...
**M1511/12/13    Aladdin II (Pentium) [no datasheet, some info] >Apr95...
**M1521/23       Aladdin III       50-66MHz                     <Nov96...
**M1531/33/43    Aladdin IV & IV+  50-83.3MHz                <05/28/97...
**M1541/42/33/43 Aladdin V & V+    50-100MHz                         ?...
**M1561/43/35D   Aladdin 7 ArtX    [no datasheet, some info]  11/08/99...
**M6117          386SX Single Chip PC                              <97...
**
**Support Chips:
**M1535/D        South Bridge                                        ?...
**
**May not exist:...
**Later Chipsets:...
**Other:...
*AMD . . . . . . . [no datasheets, some info]...
*Chips & Technologies...
*Contaq  . . . . . [no datasheets, some info]...
*Efar Microsystems [no datasheets, some info]...
*ETEQ...
*Faraday...
*Forex . . . . . . [List only, no datasheets found]...
*Intel...
**?????  (Profusion)    c:99
Chips:         
Memory Access Controller (MAC)  
Data Interface Buffer (DIB)
CPUs:          8x P-III Xeon Oct
DRAM Types:    SDRAM PC100 2-way Interleave dual channel
Max Mem:       32GB
ECC/Parity:    ECC
AGP speed:     N/A
Bus Speed:     100
PCI Clock/Bus: 1/3 PCI-66/64



**800 series...
*Headland/G2...
*HMC (Hulon Microelectronics)...
*Logicstar...
*Motorola...
*OPTi...
**82C898         System/Power Management Controller (non-cache)c:Nov94
***Notes:...
***Info:...
***Configurations:...
***Features:
o   Processor interface:
    - Intel 486SX, DX, DX2, SLe, DX4, P24T, P24D 
    - AMD 486DX, DX2, DXL, DXL2, Plus
    - Cyrix DX, DX2, M7
    - CPU frequencies supported 20, 25, 33, 40 and 50MHz
    - Auto clock detection
o   DRAM interface:
    - Up to 128MB main memory support
    - Supports 256KB, 1MB, 4MB, and 16MB single- and double-sided SIMM 
      modules
    - Read page-hit timing of 3-2-2-2 at 33MHz
    - Supports hidden, slow, and CAS-before-RAS refresh
    - Eight RAS lines to support eight banks of DRAM
    - Programmable wait states for DRAM reads and writes
    - Enhanced DRAM configuration map
    - Strong drive on MA lines (12/24mA)
    - Supports asymmetric DRAMs
o   Power management:
    - Support for SMM (System Management Mode) for system power
      management implementations
    - Programmable power management
    - Programmable wake-up events through hardware, software, and 
      external SMI source
    - Multiple level GREEN support (NESTED_GREEN)
    - STPCLK# protocol support
    - Programmable GREEN event timer
o   ISA interface:
    - 100% IBM PC/AT ISA compatible
    - Integrates DMA, timer, and interrupt controllers
    - Optional PS/2 style IRQ1 and IRQ12 latching
o   VESA VL interface:
    - Conforms to the VESA V2.0 specification
    - Optional support for up to two VL masters
o   Miscellaneous features:
    - Full support for shadow RAM, and write protection for video, 
      adapter, and system BIOS
    - Enhanced arbitration scheme
    - Transparent 8042 emulation for fast CPU Reset and Gate A20 
      generation
o   Packaging:
    - Higher integration
    - Reduced TTL count
    - Low-power, high-speed 0.8-micron CMOS technology
    - 208-pin PQFP (Plastic Quad Flat Pack)

**
**Support Chips:
**82C601/2       Buffer Devices                                 <Nov94...
**82C822         PCIB (VLB-to-PCI bridge)                         c:94...
**Other:...
*PC CHIPS/Amptron/Atrend/ECS/Elpina/etc...
*SIS...
*Symphony...
*TI (Texas Instruments)...
*UMC...
*Unresearched:...
*VIA...
*VLSI...
*Western Digital...
*Winbond...
*ZyMOS...
*General Sources:...

(c) Copyright mR_Slugs Warehouse - All rights Reserved