[Home] [This version is outdated, a new version is here]
*Title...
*Search:...
*Read Me/FAQ/General Info...
*_IBM...
*ACC Micro...
**Other chips
ACC1200   Clock synthesizer Supports Pentium-Pro and Pentium-class PCI
ACC16C451 Multi I/O 1x16450/1xLPT
ACC16C452 Multi I/O 2x16450/1xLPT
ACC16C461 Multi I/O 1x16450/1xLPT
ACC2042   Keyboard/Mouse Controller
ACC2188   PCI bus controller  Support 32-bit PCI Bus interface with built-in power management control and synchronous / asynchronous clock feature. 
ACC3201   PC/XT/AT FDD Controller
ACC3202   PS/2 FDD Controller
ACC3203   PS/2 FDD Controller
ACC3211   PC AT/XT FDD Controller (x4) + with IDE
ACC3221   Multi I/O Controller, floppy/IDE/2x16450/1xLPT
ACC3223   Multi I/O Controller, floppy/IDE/2x16550/1xLPT
ACC3350   Ultra SCSI 
ACC3360   UltraWide SCSI 
ACC3618   3D surround controller ISA
ACC5810   Micro Channel Interface Chip
ACC808 	  Plug-and-Play Controller
ACC????   Manhattan PCI-based FireWire for Pentium
ACC????   Memphis PCI-based CardBus and FireWire

*ALD...
*ALi...
*AMD . . . . . . . [no datasheets, some info]...
*Chips & Technologies...
*Contaq  . . . . . [no datasheets, some info]...
*Efar Microsystems [no datasheets, some info]...
*ETEQ...
*Faraday...
*Forex . . . . . . [List only, no datasheets found]...
*Intel...
**82485       Turbo Cache (and 485Turbocache)                      c90
***Notes:...
***Info:...
***Versions:...
***Features:...
**82489DX       Advanced Programmable Interrupt Controller    10/12/92...
**82495DX/490DX DX CPU-Cache Chip Set                           <Sep91...
**82495XP/490XP Cache Controller / Cache RAM (for i860)       06/05/91
***Notes:...
***Info:
The Intel 82495XP cache controller and 82490XP cache RAM, when coupled
with a user-implemented memory  bus controller, provide a second-level
cache  subsystem  that eliminates  the  memory  latency and  bandwidth
bottleneck for  a wide  range of multiprocessor  systems based  on the
i860 XP  microprocessor. The CPU  interface is optimized to  serve the
i860  XP microprocessor  with zero  wait  states at  up to  50 MHz.  A
secondary cache  built from the  82495XP and 82490XP isolates  the CPU
from  the memory subsystem;  the memory  can run  slower and  follow a
different protocol than the i860 XP microprocessor.
         
***Features:...
**82496/491     Cache Controller / Cache RAM (for P5 Pentium) 03/22/93...
**82497/492   Cache Controller / Cache RAM (for P54 Pentium)    <Nov94...
**82498/493   Cache Controller / Cache RAM (for P54 Pentium)    <Nov94...
**
**Later chipsets (basic spec):
**440 series:...
**450NX  (?)            06/29/98:...
**?????  (Profusion)    c:99...
**800 series...
*Headland/G2...
*HMC (Hulon Microelectronics)...
*Logicstar...
*Motorola...
*OPTi...
*PC CHIPS/Amptron/Atrend/ECS/Elpina/etc...
*SIS...
**950        LPC I/O                                         <07/16/99
***Info:...
***Versions:...
***Features:...
**Other:...
**PII/III/Pro...
**Athlon etc...
*Symphony...
*TI (Texas Instruments)...
*UMC...
*Unresearched:...
*VIA...
*VLSI...
*Western Digital...
*Winbond...
*ZyMOS...
*General Sources:...