[Home] [This version is outdated, a new version is here]
*Title...
*Search:...
*Read Me/FAQ/General Info...
*_IBM...
*ACC Micro...
*ALD...
*ALi...
*AMD . . . . . . . [no datasheets, some info]...
*Chips & Technologies...
*Contaq  . . . . . [no datasheets, some info]...
*Efar Microsystems [no datasheets, some info]...
*ETEQ...
*Faraday...
*Forex . . . . . . [List only, no datasheets found]...
*Intel...
**82396SX     Smart Cache                                     12/17/90
***Notes:...
***Info:...
***Versions:...
***Features:...
**82485       Turbo Cache (and 485Turbocache)                      c90...
**82489DX       Advanced Programmable Interrupt Controller    10/12/92
***Notes:...
***Info:...
***Versions:...
***Features:...
**82495DX/490DX DX CPU-Cache Chip Set                           <Sep91...
**82495XP/490XP Cache Controller / Cache RAM (for i860)       06/05/91...
**82496/491     Cache Controller / Cache RAM (for P5 Pentium) 03/22/93...
**82497/492   Cache Controller / Cache RAM (for P54 Pentium)    <Nov94...
**82498/493   Cache Controller / Cache RAM (for P54 Pentium)    <Nov94...
**
**Later chipsets (basic spec):
**440 series:...
**450NX  (?)            06/29/98:...
**?????  (Profusion)    c:99...
**800 series...
*Headland/G2...
**Notes:
InfoWorld Apr 10, 1989 p42 - Video Severn and G-2 Will Merge to form
Headland Technology.
...affiliate of LSI logic.

According to:
http://www.vgamuseum.info/index.php/news/itemlist/category/15-headland-technology

Graphics chips were renamed from  GC*** to HT***. In this document any
part no. that differs only by  GC/HT have been assumed to be a renamed
part.

**GC101/102     12/16MHz PC/AT Compatible Chip Set             c:Feb88...
**GC101/102/103 12/16MHz PC/AT Compatible Chip Set + EMS 4.0   c:Jul89...
**GCK113        80386 AT Compatible Chip Set                   c:oct89...
**GCK181        Universal PS/2 Chip Set                        c:Mar89...
**HT11          Single 286 AT Chip [no datasheet]               <Aug90...
**HT12/+/A      Single 286 AT Chip with EMS support            c:Aug90...
**HT18          80386SX Single Chip                            c:Sep91...
**HT21          386SX/286 Single Chip (20 MHz)                 c:Aug91...
**HT22          386SX/286 Single Chip (25 MHz)                 c:Sep91...
**HT25          3-volt Core Logic for 386SX                    c:Dec92...
**HT35          Single-Chip Peripheral Controller [partial info]     ?...
**HTK320        386DX Chip Set                                 c:Sep91...
**HTK340        "Shasta" 486 Chip Set                          c:Jun92...
**Support Chips:
**HT44          Secondary Cache                                c:Jun92...
**Other:...
*HMC (Hulon Microelectronics)...
*Logicstar...
*Motorola...
*OPTi...
*PC CHIPS/Amptron/Atrend/ECS/Elpina/etc...
*SIS...
*Symphony...
*TI (Texas Instruments)...
*UMC...
*Unresearched:...
*VIA...
*VLSI...
*Western Digital...
*Winbond...
**W83759/A/F/AF   Advanced VL-IDE Disk Controller                  <96
***Notes:...
***Info:...
***Versions:...
***Features:
o  Pin-to-pin backward compatible with W83759 VL-IDE Interface chip
o  VESA VL-Bus Rev 2.0 compatible, connects directly to local bus and 
   four IDE drives
o  Direct interface to various ANSI ATA/ATA-2/FAST ATA/IDE-2/Enhanced 
   IDE drives
o  Supports 32 and 16-bit data transfer
o  Fully software programmable for command active/recovery time and 
   address setup, data hold time
o  Built-in VL-Bus to 16-bit IO data buffer for special applications
o  Fully supports Enhanced IDE features, including Fast PIO, Mode 3/4, 
   IORDY flow control, prefetch control
o  Supports dual channels to allow up to four drives or non-disk 
   devices (ATAPI CD-ROM and tape drives)
o  Pipeline pre-fetched reads and posted writes for concurrent disk 
   and host operations
o  Independent access timing for all drives (primary/secondary and 
   master/slave)
o  All Enhanced IDE new features may be disabled/enabled via driver 
   or power-on setting by per drive selectability
o  ATA/Mode 0-4 PIO speed may be set as default timing of each drive 
   via power-on jumper setting
o  Supports slave DMA mode protocol (reserved)
o  Supports auto power-down, standby, suspend APM power management 
   state for green PCs
o  Primary and secondary channel can be independently enabled/disabled 
   by software or jumper setting
o  Supports drivers for DOS, Windows, OS/2, UNIX, and Netware
o  Packaged in 100-pin QFP

**W83769          Local Bus IDE Solution                           <94...
**
**UARTS:
**W86C250A  UART (equivalent of INS8C250A) [no datasheet]
**W86C450/P Universal Asynchronous Receiver/Transmitter         <Jul89...
**W86C451   I/O controller for IBM PC/AT/XT                     <Jul89...
**W86C452   I/O controller for IBM PC/AT                         Jul89...
**W86C456   I/O controller [no datasheet]                            ?
**W860551/P UART with FIFO and Printer Port Controller             <94...
**
**Other:...
*ZyMOS...
*General Sources:...