[Home] [This version is outdated, a new version is here]
*Title...
*Search:...
*Read Me/FAQ/General Info...
**What's not included:
All information included in this file can be referenced to some
document or picture. Or at least should be:-) As a result of this,
proprietary chip sets, and odd combinations of different chip sets are
not usually included. There tends to be scant information on
proprietary chip sets, i.e. no datasheet. Similarly chip sets built
using some components from one manufacture and some from another are
kind of difficult to deal with.
An example I know of is a 25 MHz 386 DX motherboard that uses the
Intel N82230/N82231 (formerly, ZyMOS) 286 chip set, with an AUStek
cache Controller. I know it existed but there is no documentation.
So the best I can say you'll have to take my word that it existed. I
can't include it because there is no real information there.
Also not included is anything that isn't a PC-compatible chip
set. I.e. no Macintosh info. Any Information on PC-incompatibles/
pseudo-compatibles, and other weirdi-type stuff I have a particular
interest in. See the section: 'Info needed on'. Some information on
video chip sets is included, occasionally but the focus is on
motherboard implementation.
**Who made the first chip set?...
**Spelling errors/mistyped words...
**Info needed on:...
**A note on VESA support of 486 chipsets....
**Datasheets:...
*_IBM...
*ACC Micro...
*ALD...
*ALi...
*AMD . . . . . . . [no datasheets, some info]...
*Chips & Technologies...
*Contaq . . . . . [no datasheets, some info]...
*Efar Microsystems [no datasheets, some info]...
*ETEQ...
*Faraday...
*Forex . . . . . . [List only, no datasheets found]...
*Intel...
**800 series
***810 (Whitney) 04/26/99...
***810L (Whitney) 04/26/99...
***810-DC100 (Whitney) 04/26/99...
***810e (Whitney) 09/27/99...
***810e2 (Whitney) 01/03/01...
***815 (Solano) 06/19/00...
***815e (Solano-2) 06/19/00...
***815em (Solano-?) 10/23/00...
***815ep (Solano-3) c:Nov'00...
***815p (Solano-3) c:Mar'01...
***815g (Solano-3) c:Sep'01...
***815eg (Solano-3) c:Sep'01...
***820 (Camino) 11/15/99...
***820e (Camino-2) 06/05/00...
***830M (Almador) 07/30/01...
***830MP (Almador) 07/30/01...
***830MG (Almador) 07/30/01...
***840 (Carmel) 10/25/99...
***845 (Brookdale) 09/10/01...
***845MP (Brookdale-M) 03/04/02...
***845MZ (Brookdale-M) 03/04/02...
***845E (Brookdale-E) 05/20/02...
***845G (Brookdale-G) 05/20/02...
***845GL (Brookdale-GL) 05/20/02...
***845GE (Brookdale-GE) 10/07/02...
***845PE (Brookdale-PE) 10/07/02...
***845GV (Brookdale-GV) 10/07/02...
***848P (Breeds Hill) c:Aug'03...
***850 (Tehama) 11/20/00...
***850E (Tehama-E) 05/06/02...
***852GM (Montara-GM) 01/14/03...
***852GMV (Montara-GM) ???...
***852PM (Montara-GM) 06/11/03...
***852GME (Montara-GM) 06/11/03...
***854 (?) 04/11/05...
***855GM (Montara-GM) 03/12/03...
***855GME (Montara-GM) 03/12/03...
***855PM (Odem) 03/12/03
Chips:
[82855PM](MCH) [82801DBM] (ICH4-M)
CPUs: Pentium M, Celeron M
DRAM Types: DDR 200/266/333
Mem Rows: --
DRAM Density: ?
Max Mem: 2GB
ECC/Parity: no
AGP speed: 2x, 4x
Bus Speed: 400 MT/s (100 MHz QDR)
PCI Clock/Bus: 1/3 PCI 2.2
***860 (Colusa) 05/21/01...
***865G (Springdale) 05/21/03...
***865PE (Springdale-PE) 05/21/03...
***865P (Springdale-P) 05/21/03...
***865GV (Springdale-GV) c:Sep'03...
***875P (Canterwood) 04/14/03...
*Headland/G2...
*HMC (Hulon Microelectronics)...
*Logicstar...
*Motorola...
*OPTi...
**82C693/6/7 Pentium uP Write Back Cache EISA c:93
***Notes:...
***info:
The OPTi EISA Pentium chipset consists of two 208-pin QFP devices: the
SYSC, the BUSC and 2 100-pin DBC buffer chips.
The SYSC write back-memory cache controller - 82C693 - controls the
memory subsystem for EISA bus controller accesses between the CPU,
EISA/ISA masters and DMA devices. The memory subsystem consists of up
to 8 banks of DRAM with hidden refresh and from 128K to 1 MB of write
back cache translates bus control signals and addresses between the
CPU, EISA, ISA and DMA masters and slaves.
The BUSC - 82C696 - integrates the motherboard I/O logic defined by
the EISA specification: two 8254 timers, EISA NMI/time-out logic, two
EISA 8259 interrupt controllers, a 32-bit DMA controller and the EISA
system arbiter.
The Data Bus Controller - 82C697 - integrates data buffers and
provides control for synchronous data pipelining. It also provides
control for bus conversion, Parity generation and checking and an EISA
ID register. The high levels of integration and performance provided
by these 4 devices enable OEMs to plan the evolution of their Pentium
PC/ATs to EISA/PCs. This chipset enables OEMs to move ahead
aggressively with high performance EISA platforms in order to
participate successfully in the migration of 32-bit PCs to EISA.
***Configurations:...
***Features:...
**82C700 FireStar c:97...
**82C701 FireStar Plus c:97...
**82C750 Vendetta [no datasheet] ?...
**82c801 SCWB2 DX Single Chip Solution c:92...
**82C802 SCWB2 PC/AT Single Chip [no datasheet] ?...
**82C802G/GP System/Power Management Controller (cached) c:93...
**82C895 System/Power Management Controller (cached) c:Sep94...
**82C898 System/Power Management Controller (non-cache)c:Nov94...
**
**Support Chips:
**82C601/2 Buffer Devices <Nov94...
**82C822 PCIB (VLB-to-PCI bridge) c:94...
**Other:...
*PC CHIPS/Amptron/Atrend/ECS/Elpina/etc...
*SIS...
*Symphony...
*TI (Texas Instruments)...
*UMC...
*Unresearched:...
*VIA...
*VLSI...
*Western Digital...
*Winbond...
*ZyMOS...
*General Sources:...
(c) Copyright mR_Slugs Warehouse - All rights Reserved