MZO  |f)=)  _:p2r 2 l=b1  _ W @0fb^ZVRNJ0*~vnhXRJB<4,&#qwTXA2~gH8) xq-dG2|nTEvbN/~g6 \Qy^xLy3g-x11F1 1  11111111111111{1t1Q1711?bb bbbbb0bb"bbblb_bEb8b+bbbbobWb>b-bbbbbbbbbbbUbOb bbbbbfbb-bbbb>bb$,bbb bbbb(& ba b b b b b b b b b b b b b b b b b b bx bo bh b_ bX bA bb!bEbj be b/ b b b b b b b| bo b^ bR bbnbJbbbbbn^B2&fV:*            b V R N F B 6 * &  zvZJ.P*G+eA5 -,GE>70@._4/O]MEq]RK       z r n b R 20tn,_,,864,,,,U,,,,,,,,,,,,s,m,Q,,<:^^^^^^|^k^L^@^/^"^^^^^^^i^d^F^-^^/S$sfH2"                            v        R F : . "     ^ j v       >je3@"og\ ne^UN= jkfkbk^kVkRkFk:k2k*k&kkkkjjjjgI=2+" ytD8##i#9# ###}#@##B############]]]]]y]?]$]]]F]?]] ]f{{{{D2{J{{{{{{{JHF. {> { { { { { { {l {Y {E {1 { { {{{{{{{}{i{U{F{={6{-{ {{{{ {ooonnnnnnnnnnnnvnnnjn^nJnBn>n2nnnnnmmmmmmmmmmmmnmfmbmVmBm:m6m*mmm mlllll~ovorofoRoJoFo:o&oTRPNL9999S9K9?969*9!99 99999999999999x9o9c9Z9N9E99909$99999999999999999{9t9i9a9T9M999997999999999w9p999 9 9 92 99b9W9vvvvvvvvvvvvvvvvv~vrvnvjvbv^vRvFvBv>v6v2v&vvvv vvuuuuuuuuuuuuuuuuuuvujufubuZuVuJu>u:u6u.u*uuuu uutttttttttzzzzz~zzznzbzZzRzNzBz6z2z.z&z"zz zzzyyyyyyyyyyyyyyyyy~yvyryfyZyVyRyJyFy:y.y*y&yyyyyxxxxxxxxxxxxxxxx~xzxvxnxjx^xRxNxJxBx>x2x&x"xxxxxwwwwwwwwwzwvwrwjwfwZwNwJwFw>w:w.w"wwwwww{{{v{j{f{b{Z{V{J{>{:{6{.{*{{{{ {{zzzzzzzzzzz\ZXVyiY6^s0SF9"db`@k$f&  6 FF# h    ~~~~~~~~~f~Z~N~>~:~.~"~~~ ~~~}}}}}}}}}v}r}f}Z}J}F}:}.}}}}}|||||||||||||Z|V|R|N|J|F|B|>|:|6|2|.|*|&|"||3k`YPI~rb^VRF:jhWOD=ycE- udH;6rpnlxiWH`Qf_PI1*! ZOB3'q[E/|xtplhd`\XTLH<( 䀏ЀȀĀxpl`JB>2NUWV؍F&d&fNV ^F& v `؉6=u t?-uHu=u-}H-u.HuDnFV&X&Z& F F$6^&f^&?t( u6QPl N@ tvvRP( u6Ě? tt5QPq 볐^&7t&J؎3IjPP:<lP :ue:Jَڹ3+RP&>Piع@PPvR>ufF t~t7v(~uP& P& P& u P^&7^&?tS Pv(_ P몸 Pv(5Pa  tfR^_]؃>u3U؋NIn*;r*䊇n+n;v]ːUWV N؎&W& t~W&F&D& u^_]U>WV؋FVڹ &XF }b^&7hPFP DF+؋7OvŽюٹ3+QOYFPF^_]UFFFFFVFP/ u FV]ː3]U؋FVFVFF FFFVFP u FV]ː3]UFFVFVFP]UV؋vl9F ~m6lvV\VƋV^]ːUWVء  V+ t$F&&TVV[FF uܡ< :t6<6:7+<:P^_]UWV؋vF t}F3INj@P6<6::< :u6QP2:j~3+RFj^_]UWV؃>2|vvBF n􁈇F *,FPV tj3NVsFN F~&I&A2%&1AF F8FvȋF&7&G6^_]UV؋ȡ  V tI ~F&&TV uƋV^]ːUWVFV t^FVڹ ^_]UW3 FS_]ːU:V t V]˸]U؎^^?t ? tC?uËV]ːUWVV t"~ގFFV &A &Q"^_]U 6F6 ^_]ːUظPvvv v vv]UWV؋~FF P& & FVVF^P^EPP^ ~E6&&PFV>}~6vv6'u6 ؉V t&F&G%t&G$ u&&W؉V u ؉V tF&g%&&W؉V u-tHt-t1HtMHu0P^$v P^vP^FF~t+FF6)봐>| 6F^_]U؃~| ~ v70F]U؋FV$@""N#ȋFVĊ$Ȁ@#FVĊ$@$F%RPU%F%RPB& F+RP-'F%ĘRP()"]U WV؋~I ~Dڋ߀$Ku^_]UWV3FiًF;r F*;sNjϊ^_]ːظ-PP&2ːU؀~0|~9 F,0]ː~a|~F F,W]ˀ~A|~F F,7]2]ːUWV؋vF&PFF&DPxF&DPgF&DPRF&DPAF&DP,FF^*& F&^_]U؎^^? uC? tËV]W3i_ːWVؿ3WG&F|^_WVؿ3&P&PW|^_ːUHWVFFPvv tPlOFV:PvVOV tj:؎3IvV‹؋F&?=u;FRVVRPƋVRP‹؋F&?+t|F~}:F~})^_]UBWVF~|vFPV3P t@ю+t u@tFr1rv/QPR !1rs/QPR 1*FN2ЎL3 L^_]V u^VP&&t!&P P/P P/^ːظ-PP&;2t i&@ːUWV؋~ teD u u &@t t" u u&@t&&8^F&*F u3@1P*0QF*F&4{PzQFf&~\P[QFf&_dx1P*0QF*F&4{PzQFf&~\P[QFf&_4P^&P&2$&0P&ߊ&vP&zwP&{pP&tqP&usP&wuP&y^*&;FtPPi&2&4&r^_]U WVظi&4F=u&.4~tFFiNO;v~FF&PWG/rRFi&4^_]ːWV3VF*-~NJP.P/W/P/^_U؊F$V]UF~ rF *F(VFF]UWV؋F= v.YYYYY,P2P&>t r[VRPVV uoF&Ld&>t<&t0F[QPR &&P> P3&6$?<r &6$ &6d&>uP2P/P&26$?&06+PP0[QPP, 2FFFF N tFP& tFPdNQ *64FP3FP282؎2FFFF vN tFP tFP*FP+FP,*,.0&>u8 ؎&(А:d+Pc&26$?&06d&>ug6<6:68606.9PF8PF&6$?F:d+RFFPV.PF/PF0PFFP&>u2FFFF N tFP& tFP0dNQ*64FP 3FP22FFF N tFP tFP*FP+FP,Pj u ^F& F0[ы؋3IN~¹IN^& GFF\ы؋3IN~F642P3P*PFP ~Ў3INvЎ~~3IN[ы؋3IN~F,P+P*P4PFP ~Ў3INvЎ~^~3I&&d&G&W &d&O-&>t! t66+^_]3&PTu&Lu@W&=BCu&}PSu&}YStOt ‹ǃ 3_SQRVW&=BCu&}PSu&}YStOt!&ug&Ui+&&Gt3_^ZY[ p&q pq $q pUW~r&&E&E3_]UW~&&E&E2Ҵpq$PpXq p_]UW~r&E&E&&E3_]UWG~&E&E&&Eд_]UnNv-!]UNvV+!]duUW d~&G` u_]UVW؊Nnv Ĵ_^]˸PX%=t$T[;uPX%t %u@3.>).&)?.>)?u1.>).&).>)uٛ.>).)tPW&=OVu&}LEtOt&E>&E@_XVWr>_^URWr V~>r3_Z]r >URzr V>2Z]UR_r VNn >Z]Gr >23r >2r >23 r >23r >23r >23r >23r >23UV؋vFF&*> tF&*@&B^]ːUV؋v>FF&>>t@FF&BF&^]U؋^s]˃u ]ː]U؋^}]˃u ]ː]؎&P2>$&0P6@& &6B&2$&0>@ti>Bt&$? @& i&&?>@&2$&0ؚy=@ːU؋F= v~.HPPZQPQP*QPQPP]ː^&2P$&0P&$ @&&&&&?&]ː&P%>&*P@&%PB]˚ RP~>P@3ɐiظi&"2P$0P&2$2Ȉ2ʀ0&2$?2Ȉ2ʀ0]ː RP]ːUر^*䊇N]ːUV؃~uvv ^]3^]UW؎^~^ F & E&G&?tF &GE=u F &GEF &G EF &G_]UV؋^uv)~ 3^]ːi&^]ːU؋Ni؎8t C=r-]3]ːU؎^^?tC?u ]UWV3F󫡘 t66 t66Pj uPj uD F FH3 Vv@F~|Fj-FJF^?u6^ ع3+ PQvwPOPv PNRQ^7POFQPm PN RQSPOWVE PN RQ^wPOWV PNRQ^wPOWV PFQP^+ҋRPGgRPOĊ*PPOF6F@NtFVFVF~uM Ћv3+v+R"~(u8P4!QPvv P4!QPvv ~)u@>JtJ!QPvv >uJ!QPvv ~u^ƾ&+RPދ&O&G**RPN^FOĊPv^&w &wVWvPvv ^&+RP&G*&_*RP^OĊPv^&w &w~!|^ۋ8+RP8GgRP^OĊP^wwwVWvPvv ^+RPGgRPOĊP^wwwVWvPvv ^&?u ^&?tFF^&^&?t%3IN~)}^F& ^&^&?t%3IN~)}^F& ^&F~uF~)^_]UW؎^ ~ ^F&&GE&GE&G&G_]ːUV؋vFF&*̂HuF&*Ȃ u&&&&FFF&*ʂ u&&&&FFF&*΂&Ђ^]ːUV؋v̂FF&>̂uȂFF&>ȂtFʂFF&>ʂtF΂FF&ЂF&^]U؋F]ːU؋F]ːؚf=@ː̂P PP P>JtȂ(P PZ3PPLȂ>tʂ(P P-3PP ʂ3΂Ђ&&P&&QU WV؋F=v .  B N d Bvd*Z&&&69 uh  u\  t3P3PP"QP:#QP$QP%QP+QP$QP%QP+QP t &.QPt.QPVV u ^L;LI~  P$&N? &N&&&'&&&3&&!2&#&&&%&&&&9JtȂ(P P4 PP(Ȃ>tʂ(P P 3PPʂi&&P&&Q&N*P̂&*P&PȂ&*P&%Pʂ&&&* ti&%?&!&' t&%?vP&P$p*΂P3P]$&P &P&Q%ЂI RP&*P&PȂ&*P&%PʂX^ u P QP| P, 4u%HQP P QPtP  u%>ʂ(uʂHQP P QPɃu P.QP눐t P.QPl+RP&RPOĊأD+RP&RPOĊأFMvPo7iظi& 2N$?&2 N&2$&2&2$0&&&&2&$&2&&%&2$?0&!&2'$0'&#&2$?0&"2P$p0PP&2"$&2"P&#2Q$0QQ&2#$0QX RP6̂$&N? &N$6̂t$&N? &N6Ȃe6ʂXN>Ȃ(u uȂF>ʂ'| uʂGu *uHPP.Ȃ u*uPPOʂi&2$2&& &&&2$&0& &&&&2&2&& t&.&&2$?&0&!&'2&0' t&'&2'$&0'&2$?&0΂&2P$p&0P6΂3P$&P &P&Q2Ђ$&0Q6ЂP&2Q$&0Q6&>u'd^F&&w" Pj   u & t Hu>  Q َ3+QOY  ؋¹3IˉNV R َ+QOY9ȂuF RPȂ@PCFVRP6H-FVRP6JFVRP6HFVRP6LFV%RPH+RPJ&LRPOĊ*P  ؋¹3IˉNV R' َ+QOY9ʂuF RPʂ@P?FVRP6)FVRP6FVRP6FVRP6FV%RP+RP& ы؋3Iv|   ^&&G&W ^&&Op&>td  t[6 6 + A t66 t66+^_]ːUWV؋^~F ù +0O&+ uNjV ^_]UV؋^FC&* u=uF&*"$&^]ːUV؋^ FC&> u > u"F&^]ːU؋F= v..^vv@xPPUQPVQP4YQPPrxti&&a]˸iؠa$ a]xt i؀&aiؠa$ a@&N]xti&3$ &3  &$0*"$&]˚ RP]ːx$<% xtiؠ3$ 3i&&aiؠa$ ai&2$00: RPxti&a2 $&0axui&a$ &a"&2$0&0&@&&N]ːU^F&*(]Uؠ(^F&]U؋F= v.^t:::P2Q4RQPi&J]˱&J*(]˚ RP]]ː(]ːiظi&2J$2ȈJ]ː RP( i(&2J$2&J]ːUV؋^FC&** tC&*, t^^]UV؋^*FC&>*t,FC&>,t^^]ːU؋F t-t]ː3]ː]U؋F t-t]ː3]ː]U؋F t HHt]3]ː]U؋F t HHt]3]ː]ؚːؚːU؋F= vJ.f|  .\jPPGQPHQPP]vPE&2O$&0OhP&O%P*&O*P,]˚ RP#]ː *אiظi&!2O$0O2O2O]ː RP6*d&2O$&0O6,u$&O &O]ːU؋F= v^.*@\p:PP1QP]˸i؀&J&I]˸i&J$ * |pH~JJ&I$*.]˸LP6J@0QPP 0P6.80QPP ]ː P&0QPP P,ސ3J뗐iظi&2J$ 0J&2I$0I]ːJ t Hti"i&J$ i&J$ &J.&2I$&0I]ːUWV؃~t&>u@&$<@Fdf&*;tF&2$&0dXhюٹ3+9Fuhюٹ3+QOYP2PhP^_]ːUjl^F&* tHtHtfh]ː3fh]U؃>fu>hu^F&]˃>fu>hu^F&]ː^F&]ːػ@&t vːU؋F= v5.%R%%f&>tX&>u &>t w&;th&d&46&9t,&d!i&>t&@&4&PQKRQ6LQP@PKQP8P 8PP2i؀Q&PRS$ S]ːi&Q$*f&P$h&Rj&S$l]˚ RP]ːfhjl]ːiظi&#2Q$0Q&"2P$0P&$R&%2S$0S]˚ RP=f if&2Q$&0Qh&2P$&0Pj&Rl&2S$&0S]UWV3FF t.~&96t#i&4l&9t/&d i&>t&&4&~u|PW.QPnP PPnP~~0~40P0PQPnP nPF@ tA@| @+3vWQPnP ~nP u&b^_]ːUWV؋F tP PnP PPnP~n ~TN@|W@P QnQ @WV PnP 3nP@ &b^_]UV؋vV{V9^]ːUWVظP( PvvO uP0 PvvO ti n3+n~+هOnP F^^_]UWVؚS-FtHHt F F ^00 ~V uF&EP&EP&P8 PFP FVFV^&&W۹E Î;u+t,PFP^&w&7O tF뱐 юٹ3+I َюٹ+هO P PK PFP ~̍юٹ3+هOW َюٹ+هO юٹ3+QOY~юٹ+هOY َюٹ+هO[ َюٹ+هO~̍юٹ+هOюٹ3+QOY] َюٹ+هOFVFV^&&W۹c Î;u+tr^&7&Oюٹ3+QOYg َюٹ+هOFdPR =@^_]ظi&>t#i؋_ >~t~@؋ː3ۋظːU؋FHH=v. 2BXdi&]]˱&]*䣠]]ːiظi&/2]$2Ȉ]]ːi&2]$2&]]ːU؋F= v-.$:III  t/PP"QPQP5+jjPP"QPQPQPlkP]ːi؀ND]ˎ&N$*䣦&D%ƒ]˚ uƒ>uA>ƒt:fQPR &2N$&0Nƒ&2D$&0DP6QPP  uăP6ƒQPP ]ˡƒ t`kPQPjP,ʃ~u{hkߐiؠNi&2 $0ND&2$0D]ː&2N$&0N t&D2ƒ &D2$&0D]UV؋vFF&*F&&^]UV؋vFF&FF&F&^]ظi&N2$&0N&M$? @&M&2a$&0a&a2$&0aU؋F= v4.HfPPxMQPMQPOQPOQPP]ːi؀&NM$? @Ma ]˸i&N%&a$*]ː RPb3]ːiظi& 2N$0NM$? @M&32a$0a2a0a]˚ RPl]ːUSvr F>s[UPSQvrFV>Y[XUV؋vFF&* tF&*&^]ːUV؋vFF&>tFF&F&^]U؋F tHt H3]ː]˸]U؋F t Ht HtHt3]˸]˸]U؋F tHtHtHt3]˸]˸]U؋F tHt H3]ː]˸]U؋F t Ht HtHt3]˸]˸]U؋F t HtHtHt3]˸]ؚːU؋F= v.4PP2QPp3QPP]Pk&2N$8&0N&&\&&Pj&N$8*P&P$*P&c$*P]˚ RP]ː3ָiظi& 2N$80N&.2\$@0\&"2P$0P&52c$0c]ː RP i&2\$@&0\>~&\@6=&2N$8&0N6L&2P$&0P6_&2c$&0c&P$<s i&&c]ؚ ؎&*C&C& C& UVؚ V‹F&FF& FF& F&^]ːUV؋vF&2Da$&0Da&2Dj$&0Dj &2Dk$&0Dk &2Dl$&0Dl^]UV؋vF&Da$*&Dj$&Dk$ &Dl$ ^]ظ ːU؋F= v.VlPnkQ(\RQnk*@P]ː8iQP,6]ːf]ːiQP 0iQP]UWV؋~ F uF &}x|^F uF&ux&&DG +&G&F &9Exu F&G DF&ux&tD&ux&L&T&O&W&wL L؉O F &ExËV3^_]UW؋^F tF3&Gx<_]UWV؎^NًGW3 u&*~F uGHx^߀?tFOy^_]UWV؎^^GWV u F &.F u$39Ot~ F^$&F^9ww^_]؎ā&F$*PlP|ā&F$*PlP_ā&F$*PmPBā&^%PDmP*ā&f$*PmP ā&f$*PmPā&f$ *P nPā&f$@*PLnPā&f*PxnPā&g%PnPā&g$ *PnPfā&g$*PnPIā&h%P(oP1ā&i%PToP6pklP6rklP6tkmP6vkDmP6zkmP6~kmP6k nP6kLnP6kxnP6knPq6knPa6knPQ6k(oPA6kToP1ظlPā&2F$&0FlPā&2F$&0FmP}ā&2F$&0FDmP]ā&2^$&0^mPAā&2f$&0fmP!ā&2f$&0f nPā&2f$ &0fLnPā&2f$@&0fxnP$ā&f &fnPā&2g$&0gnPā&2g$ &0gnPaā&2g$&0g(oPAā&2h$&0hToP%ā&2i$&0iظii&2F$0F2F0F2F$0F&02^$0^&82f$0f2f0f2f$ 0f2f@0f2f$2Ȉf&92g$0g2g 0g2g$0g&:2h$0h&;2i$0iVظi6kpk&2F$&0Frk&2F$&0Ftk&2F$&0F&^2vk$&0^zk&2f"&0f~k&2f$&0fk&2f$ &0fk&2f$@&0f&2f$2&f&g2k$&0gk&2g$ &0gk&2g$&0g&h2k$&0h&i2k$&0i^UWVؚS=FtF= v. PPhQPoPb]QP\iQP\iQPlP\iQPlP\iQPmP\iQPDmPn\iQPmPZ\iQPmPF\iQP nP2\iQPLnP\iQPxnP \iQPnP\iQPnP\iQPnP\iQP(oP\iQPToPVV ugF&L-\0T.LQPz \iQP]QPƁ&6^&6\, t LƁ&\&^FVPjoo ou oo^F& F]ы؋3IN~¹IN^& GFFF FuF^&G&W¹3IN^&G&W~F7F^&G&WFV& u ^*&F^& u&Oxv^&9tFOyvvoPFP ~Ў3INvЎ~~3IN^&&WFV t ^&ooȁ&d&G&W ȁ&d&O.ʁ&>t!o ot6o6o+oo^_]UWV؋F= vl .*D l. l \ ` PPhQP{PS=HuS=FurQPiQP{iQPtP {iQPtP {iQP8uP {iQPduP {iQPuP {iQP@vP {iQPvP {iQPlvP {iQPvP {iQPwP {iQPvP {iQPtwP {iQPvP {iQPwP {iQPHwP {S=HuiiQPzP {iQPd{P {iQP8{P {iQP {P {iQPzP {VV u,F&L-!́&&S&U&&V&V@&W$ &W&&V&X&&X&&W3&W$ &W&X &TS=Hu,i&^$ &^&&e&e&&e&eS=Fti&T&&V&W$ &W&&X`́&U%&S`*$@**&V$€ $@&W% À"$ѱ$&&Xڀ(ˀѱ*ڃ.$00 ,&T2S=Htui&^%4&e$*X&e$V&e$ T&e$@R&eP"QPz S=Hu*iQPPQP΁&6&6, S=FtiQP8ǐ3 "$&.0(*,2S=Hu43XTRV2S=FtL23(*2Ё&%́&2S$`&0SЁ&'́&2U$&0U&2U@&0U&2U$2&UЁ&(́&2V$&0V&2V &0V&2V$@&0V&2V2&VЁ&)́&2W$&0W&2W&0W&2W$&0W&2W?2&W2$0&0WЁ&*́&2X$&0X&2X&0X&2X$&0X&2X &0XЁ&&́&TS=Htiظi&02^$0^&72e$0e2e0e2e$ 0e2e@0e2e$2Ȉé&2S$`&0S&U2$&0U&2U$@&0U&2U$2&U&2V$&0V&2V$ &0V&2V$@&0V &2V$2&V&W2$&0W"&2W$&0W$&2W$&0W&&2W$?2&W02$0&0W(&2X$&0X*&2X$&0X&X2.$&0X,&2X$ &0X2&TS=Ht,i&^24$&0^X&2e$&0eV&2e$&0eT&2e$ &0eR&2e$@&0eP&2e$2&e΁&&FVPj{{ {u {{^F& FPы؋3IN~¹IN^& GFFF FuF^&G&W¹3IN^&G&W~F7^&_&7{PFP ~Ў3INvЎ~~3IN^&&WFV tS^&{{ҁ&d&G&W ҁ&d&O-ԁ&>t!{ {t6{6{+{{i&&V&e^_]ːظ4P*=u"-@t/Ht؁& & .P tځ& & ܁& & ːUWV؎ށ&>tVP%S=Fur& & )| s|^F&&U3^_]UWV؋^ N v&;} *Jv3+@^ vF N ~0^F&7~PvV F3I^_]ːU WVؾZF^F+ێƉ^F&>UuF&*PV~Pvv ~3INF~}^&GƀrZ9Fu-9Nu(JZ3+^_]UWV؎ށ&>t|`3+R~`َ+هO`3+هRO,ۋ~~`3++@&%@F u&8*-@tHtHtFFF^ۋ}}B3+9Fte~Bَ+هO6 tB؎*}}B3+&6 P:P P PP  tVP P )6 3+V u*J3+&F&DP&DP&PPP 3@RPP ~&g%PP @RPP~&PڄP gS=Ht-w, t,&t& & DKxK^KЋ~3+R& *PĘP"PFP ~~ю3+هO^_]ːU,WV؋F= uv t,tR,uP2Pށ&>t IRPVV uF&Lށ&>urQP+PPIQP~P Jށ&>u:Pj02 0u 00^ԌF& F~Ћ؎3I~؎3IN^& GFԌFփF4Kы؋3I~F`Ћ؎3I~؎3IN^& GFԌFփF"Kы؋3I~FBЋ؎3I~؎3IN^& GFԌFփFKы؋3I~F:Ћ؎3I~؎3IN^& GFԌFփFKы؋3I~F Ћ؎3I~؎3IN^& GFԌFփFJы؋3I~FЋ؎3I~؎3IN^& GFԌFփFJы؋3I~FЋ؎3I~؎3IN^& GFԌFփFJы؋3I~FЋ؎3I~؎3IN^& GFԌFփFJы؋3I~FڄЋ؎3I~؎3IN^& GFԌFփFJы؋3I~FFZ^ڋv؋NԎF&F֋A&FڋF&= u&<t%&F֋A&FڋF&= u&<uێF֋A& َF&02&d&G&W &d&O-ށ&>t!2 0t6260+20^_]U؋F= v=.(>]j~]]2PPSQPTQP]˸i؀&J&I]˸i&J%Ѕ&I*]ː҅P6ЅUQPP P6셸UQPP ]ːPRQP`P,ސ3Ѕ떐iظi&2J$0J&2I$2ȈI]ːi&J2Ѕ$&0J&2I$2&I]U؋F= v.4NlPPZQP]˸iؠV&2n $0V]ː&V%]ː P6YQPP ]˸PZQPP,ߐ&n *미iؠVi&2(넸i&V2$&0V]ːUV3Fi؊FF|F^]ظi&J@ti&>tː3ۋ؃>Lt3ːi&>ːUV؋vF&<t* t"FQPR F&^]ː3^]؃>PːUV؋vF&<t* t"FQPR F&^]ː3^]U؃~%]ːU؃~u3]˸]U؃~]U؃~u3]˸]UWV؋v6>uVrȌ^F= v..nj&>tF8LPP:8QP>Lt 88QPPQ:8RQ9QP&&G?&&L&>u&>t&&J&&L&L$*4$*P€*l$*䣈&GPC&L%Pau#4P\4&2L$&0L6P64:QP+P u#PPP&2L$&0LRP6P;QP+P u3lP u lPl&2L$&0LnP6l<QP+P u/Pq u P栈&2L$&0LP6Z>QP+P P6?QP+P †P6@QP+P T u^3$,+ t(GQP QP+PP BQP96LtP uvQ(8QPNP,yuvQ(8QPҀuvQ(8QPzʃuvQ(8QP봃uvQ(8QP랃tsvQ(8QP*념34Plniظi&2G$?2ȈG&2L$0L2L0L2L$0L2L0L2L$0L t96LtQP BQP Pz |!W +PPW* W ul>$te>,t^,$َ3+t tEQPR :&J@򁿆$F&*FtFQP 4&2L$&0LP&2L$&0Ll&2L$&0L&2L$&0L6$&G? &G6&2L$>Lt&J@tuiQP&>tYL&2J$@&0J&J@u:34Pl&L$&0L&L$&0L&L$&0L&L$&0L^_]UWVN'~3ˋv D3&:EwtIIы^_]UVWN F3҃ u~U^ ,a<sAC uڎ]UVW~ 3uI>IN~3uI+Vv)v uыߋNuG F3_^]UFN ȋN u F]S؋Ff ؋F[]NFV~ W t u y -ۃڋ3 t0<9v' uODD;rX_^]@ FUNCTION="I" Show=NO Choice="" invalid handleout of Memorybad operationinvalid typeinvalid GROUPinvalid FIELDinvalid video modepanel too wide &9Diagnostic panel error, operation %d: FUNCTION="X"SHOW=NO CHOICE="" SetChoiceText: invalid index # %d?66<&727?l7p7277 &727?^l7p7t77 l7p777 77 ((77 CMOSCMOS SIZE ERROR: %x %d [ .Zf [ *m/d/y \ 8[\ 2 %c/%c/%d %c:%c:%c 21g,gg,ggg44WWWW2?d,,,,2Pggggg .΂.. .Ђ..%2d%5d%3d%5d%5d%4d%5d8 d#D@ l#F  6-( F!( (t 6-#Ȃ$^!H 5T-($  (P  6-#ʂ$"H$  5-( 6##̂$#| $ | $  Type Cyl Hd Pre LZ Sec Size(MB) Disk 1 x x x -1 x Disk 2 x x x -1 x |  n1J@0h0P  1.8081P | FUNCTION="Ext Memory above 512M"TYPE="MEM"SHOW=NO SUBFUNCTION="Extended"CHOICE="%dM" FREE MEMORY=%dM ADDRESS=%dM WRITABLE=YES MEMTYPE=SYS CACHE=YES FUNCTION="more extended" SHOW=YES SUBFUNCTION="more extended"CHOICE="" 4.05.08END  4.05.144.05.154.05.16END    |n1b, BJ# ^`^{9HWPC121HWPC141%d.%02d.%02dEND(OVL %d.%02d). END 486o 486SXx 486DX2 487SX Pentium Dual Pentium IntelDX4 P24T Pentium Pro Dual Pentium Pro 200 MHz 180 MHz 166 MHz 150 MHz 133 MHz$ 132 MHz0 120 MHz< 100 MHzH 90 MHzT 83 MHz` 80 MHzl 75 MHzx 66 MHz 60 MHz 50 MHz 40 MHz Unknown Unsupported EISA ID: This Overlay is not intended to work with BIOS version works with BIOS version(s): FUNCTION="Ext Memory"TYPE="MEM"SHOW=NO SUBFUNCTION="Extended"CHOICE="" FREE MEMORY=%dM ADDRESS=1M WRITABLE=YES MEMTYPE=SYS CACHE=YES FREE MEMORY=%dM ADDRESS=%dM WRITABLE=YES MEMTYPE=SYS CACHE=YES SUBFUNCTION="BIOS ROM"CHOICE="%dK" FREE MEMORY=%dK ADDRESS=0%dK WRITABLE=NO MEMTYPE=OTH CACHE=YES FUNCTION="Math Coprocessor" SHOW=NO TYPE="NPX,387" CHOICE="Installed" LINK IRQ=13 SHARE=YES TRIGGER=EDGE CHOICE="Not Installed" DISABLE=YES DRAM Data Integrity ModeECC_TEST EnableDual Processor NA# EnableSpeculative Leadoff EnableTurn-around Insertion EnableFUNCTION="Advanced Chipset Configuration"HELP="These features allow the user to change various chipset register settings. Do not edit these values unless you have been instructed to by technical support." PCEB Chipset RegistersPCEB and INTEL_82C430HX RegistersSUBFUNCTION="PCEB Registers"CHOICE="Press 'Enter' to edit"SUBFUNCTION="PCEB and INTEL_82C430HX Registers"CHOICE="Press 'Enter' to edit"FUNCTION="Advanced Chipset Configuration"HELP="These features allow the user to change various chipset register settings. Do not edit these values unless you have been instructed to by technical support."SUBFUNCTION="Advanced Chipset Registers"CHOICE="Press 'Enter' to edit"DO NOT modify any of the Advanced Chipset Registers values unless you have been instructed to do so by the system manufacturer. Incorrectly setting the register values may cause your system to fail!Use the up and down arrow keys to move between each line. Use the left and right arrow keys to select the proper value. Press Enter when you are finished.Advanced Chipset RegistersCPU to PCI Write BuffersPCI to DRAM Write BuffersPCI Bus Snoop AheadPCI Memory Burst CyclesMaster Latency TimerPCI Posted Write BuffersSubtractive Decoding Sample PointInterrupt Acknowledge EnableEISA to PCI Line BuffersGuaranteed Access TimeBus LockBus ParkMaster RetryAuto-PEREQ ControlBank 0 Fixed Priority ModeBank 1 Fixed Priority ModeBank 2 Fixed Priority ModeBank 0 Rotate ControlBank 2 Rotate Control8 Bit I/O Recovery Enable8 Bit I/O Recovery Time16 Bit I/O Recovery Enable16 Bit I/O Recovery Time8259 Decode ControlEISA Latency TimerMaster Latency TimingTarget Abort Error EnableSecondary Cache Wait StatesDisconnect TimerCPU to DRAM BuffersRead Around Write EnableBuffer RangeTransparent WritesCPU to PCI PrefetchNo Lock RequestsRead Around Write128K VGA Range Attribute EnableByte MergingBuffer Offset LoBuffer Offset HiCache FeaturesFUNCTION="Cache Configuration"HELP="These features allow the user to change the system cache settings."SUBFUNCTION="Internal Cache Control"HELP="Use this field to specify internal (486) cache control."CHOICE=""Internal CacheDisabled EnabledThis selection allows you to enable or disable the internal cache on your CPU. Selecting Enabled will increase the performance of your system.External CacheDisabled EnabledSUBFUNCTION="Secondary Cache Control"HELP="Use this field to specify the secondary (external) cache control."CHOICE=""This selection allows you to enable or disable the second level external cache. Selecting Enabled will increase the performance of your system. If you experience problems with your applications, disable the second level cache.SUBFUNCTION="Secondary Cache Mode"HELP="Specify the mode of operation of the secondary (external) cache."CHOICE=""External Cache ModeWrite Back Write BackThis selection allows you to choose how you would like the second level cache to operate. Write back mode is fastest since writes as well as reads are cached.Invalid Cache Configuration The Internal cache must be enabled whenever the Secondary cache is enabled.SUBFUNCTION="Secondary Cache Control"HELP="Use this field to specify the secondary (external) cache control."CHOICE="Cache Not Installed"FUNCTION="Flexible Disk Drives"HELP="Select the types of flexible disks you have attached to your system."TYPE="MSD" SUBFUNCTION="Embedded Controller"HELP="Select Primary if your flexible disk drives are attached to the embedded controller. Select Disabled if no flexible disk drives are attached to the embedded controller."CHOICE="Disabled" DISABLE=YES CHOICE="Primary" SUBTYPE="FPYCTL" FREE PORT=3F0h-3F5h PORT=3F6h-3F7h Share="ESC" IRQ=6 DMA=2 SHARE="MSD" SUBFUNCTION="Flexible Drive A"HELP="Select the type of flexible disk drive for drive A."CHOICE="Not Installed"CHOICE="360KB (5.25-inch)"CHOICE="1.2MB (5.25-inch)"CHOICE="1.44MB (3.5-inch)" SUBFUNCTION="Flexible Drive B"HELP="Select the type of flexible disk drive for drive B."CHOICE="Not Installed"CHOICE="360KB (5.25-inch)"CHOICE="1.2MB (5.25-inch)"CHOICE="1.44MB (3.5-inch)" Fixed Disk DrivesNot Installed or SCSI Not SupportedUser 1User 2Hard Disk 1Hard Disk 2Parameters for programmable hard drive type:User type %d (below)Auto detect (below)Hard Disk 1 is automatically detected and configured by this utility if possible. Otherwise, you must select the appropriate drive type based upon the hard disk you are installing.Hard Disk 2 is automatically detected and configured by this utility if possible. Otherwise, you must select the appropriate drive type based upon the hard disk you are installing.FUNCTION="Fixed Disk Drives"HELP="Select the types of fixed disks you have attached to your system."TYPE="MSD" SUBFUNCTION="Embedded IDE Hard Disk Controller"CHOICE="Disabled" DISABLE=YES CHOICE="Primary" SUBTYPE="DSKCTL" FREE PORT=1F0h-1F7h IRQ=14 SHARE="MSD" Embedded IDE Hard Disk ControllerSelect Primary if your IDE hard disk drives are attached to the embedded controller. Select Disabled if no IDE hard disk drives are attached to the embedded controller.Disabled PrimaryNot Installed or SCSI A Not Installed or SCSI BSUBFUNCTION="Drive 1" SUBFUNCTION="Drive 2" CHOICE="Not Installed or SCSI" DISABLE=YES CHOICE="Type 1" FREE PORT=0C83h SHARE="MSD" CHOICE="Type 2" FREE PORT=0C83h SHARE="MSD" CHOICE="Type 3" FREE PORT=0C83h SHARE="MSD" CHOICE="Type 4" FREE PORT=0C83h SHARE="MSD" CHOICE="Type 5" FREE PORT=0C83h SHARE="MSD" CHOICE="Type 6" FREE PORT=0C83h SHARE="MSD" CHOICE="Type 7" FREE PORT=0C83h SHARE="MSD" CHOICE="Type 8" FREE PORT=0C83h SHARE="MSD" CHOICE="Type 9" FREE PORT=0C83h SHARE="MSD" CHOICE="Type 10" FREE PORT=0C83h SHARE="MSD" CHOICE="Type 11" FREE PORT=0C83h SHARE="MSD" CHOICE="Type 12" FREE PORT=0C83h SHARE="MSD" CHOICE="Type 13" FREE PORT=0C83h SHARE="MSD" CHOICE="Type 14" FREE PORT=0C83h SHARE="MSD" CHOICE="Type 16" FREE PORT=0C83h SHARE="MSD" CHOICE="Type 17" FREE PORT=0C83h SHARE="MSD" CHOICE="Type 18" FREE PORT=0C83h SHARE="MSD" CHOICE="Type 19" FREE PORT=0C83h SHARE="MSD" CHOICE="Type 20" FREE PORT=0C83h SHARE="MSD" CHOICE="Type 21" FREE PORT=0C83h SHARE="MSD" CHOICE="Type 22" FREE PORT=0C83h SHARE="MSD" CHOICE="Type 23" FREE PORT=0C83h SHARE="MSD" CHOICE="Type 24" FREE PORT=0C83h SHARE="MSD" CHOICE="Type 25" FREE PORT=0C83h SHARE="MSD" CHOICE="Type 26" FREE PORT=0C83h SHARE="MSD" CHOICE="Type 27" FREE PORT=0C83h SHARE="MSD" CHOICE="Type 28" FREE PORT=0C83h SHARE="MSD" CHOICE="Type 29" FREE PORT=0C83h SHARE="MSD" CHOICE="Type 30" FREE PORT=0C83h SHARE="MSD" CHOICE="Type 31" FREE PORT=0C83h SHARE="MSD" CHOICE="Type 32" FREE PORT=0C83h SHARE="MSD" CHOICE="Type 33" FREE PORT=0C83h SHARE="MSD" CHOICE="Type 34" FREE PORT=0C83h SHARE="MSD" CHOICE="Type 35" FREE PORT=0C83h SHARE="MSD" CHOICE="Type 36" FREE PORT=0C83h SHARE="MSD" CHOICE="Type 37" FREE PORT=0C83h SHARE="MSD" CHOICE="Type 38" FREE PORT=0C83h SHARE="MSD" CHOICE="Type 39" FREE PORT=0C83h SHARE="MSD" CHOICE="Type 40" FREE PORT=0C83h SHARE="MSD" CHOICE="Type 41" FREE PORT=0C83h SHARE="MSD" CHOICE="Type 42" FREE PORT=0C83h SHARE="MSD" CHOICE="Type 43" FREE PORT=0C83h SHARE="MSD" CHOICE="Type 44" FREE PORT=0C83h SHARE="MSD" CHOICE="Type 45" FREE PORT=0C83h SHARE="MSD" CHOICE="User type 1" FREE PORT=0C83h SHARE="MSD" CHOICE="User type 2" FREE PORT=0C83h SHARE="MSD" Auto Detect: Auto Detect: Type Cyl Hd Pre LZ Sec Size (MB) Type Cyl Hd Pre LZ Sec Size (MB)Multi Sector TransferSUBFUNCTION="Enhanced Performance - Disk 1"CHOICE="Disabled"CHOICE="Enabled" SUBFUNCTION="Enhanced Performance - Disk 2"CHOICE="Disabled"CHOICE="Enabled" Hard Disk 1Hard Disk 2Disabled EnabledSelect Enabled to use the multi sector parameters returned by your hard disk. Select Disabled if you do not want to use multi sector disk transfers.Saved ISA CMOS image is too large - will be truncated.Saved ISA CMOS image is too small - will be zero-filled.ISA CMOS image is too large to store completely.Keyboard OptionsOff OnDisabled at Startup Enabled at StartupYou can configure the state of the NumLock key when your computer starts. Select Enabled to have the numeric keypad generate numbers. Select Disabled to have the numeric keypad generate cursor movements.You can choose to turn the keyboard click on or off.NumLock on at BootKey ClickFUNCTION="Keyboard Options"TYPE="KEY"SUBFUNCTION="Numlock On at Boot"HELP="Select whether you would like the default state of Numlock to be Enabled or Disabled when you boot."CHOICE="" SUBFUNCTION="Key Click"HELP="Select whether you would like the keyboard click to be on or off."CHOICE="" FUNCTION="Parallel Port Configuration"TYPE="PAR"HELP="There is one built-in parallel port. You can configure it as LPT1, LPT2, or Disabled. DMA channels are only configurable in ECP mode." SUBFUNCTION="Parallel Port"CHOICE="Disabled" DISABLE=YES CHOICE="Enabled as LPT1" SUBTYPE="LPT1" FREE IRQ=7 PORT=378h-37Fh CHOICE="Enabled as LPT2" SUBTYPE="LPT2" FREE IRQ=5 PORT=278h-27Fh SUBFUNCTION="Parallel Port Mode"CHOICE="Uni-directional mode"CHOICE="Bi-directional mode"CHOICE="ECP mode" FREE DMA=1|3 FUNCTION="Mini-DIN Mouse"TYPE="PTR,8042"HELP="Select Enabled if you have a mini-DIN mouse. Select Disabled if you do not have a mini-DIN mouse."CHOICE="Disabled"CHOICE="Enabled" FREE IRQ=12 SHARE="MOUSE" The CONFIG UNLOCK switch on the System Board is turned off. This utility can not modify the system configuration unless the CONFIG UNLOCK switch is turned on. Please set the CONFIG UNLOCK switch to the ON position and run this utility again.Not Installed InstalledDisabled EnabledNot InstalledA Phoenix BIOS is required.Incorrect EISA Board ID!Insufficient memory!F2=RecalculatePress this button to recalculate disk size F5=DefaultsPress this button to set default settings for all fields EscPress this button to discard changes DonePress this button to record your changes Press this button to exit DonePress "Enter" when finishing reading. ErrorWarningAttentionSecurity OptionsFUNCTION="Security Options"HELP="These items control the system security features." SUBFUNCTION="Power-On Password"CHOICE="Press 'Enter' to Set" SUBFUNCTION="Power-On Password"CHOICE="Password is Set" SUBFUNCTION="Network Server Mode"CHOICE=""SUBFUNCTION="Keyboard Lock"CHOICE=""SUBFUNCTION="Video Blanking"CHOICE=""SUBFUNCTION="Power Switch Lock"CHOICE=""SUBFUNCTION="Start from Flexible Disk"CHOICE=""SUBFUNCTION="Writes to Flexible Disk"CHOICE="" Network Server ModeDisabled EnabledNetwork Server Mode controls the way in which the computer starts when a Power-on password is set. When the network server mode is enabled and the computer starts from drive C, the password prompt will not be displayed. No keyboard input will be accepted until you type the Power-on password and press ENTER. When the network server mode is disabled, the password prompt is always displayed when you start your computer.Keyboard LockDisabled EnabledThe Keyboard Lock Button on the front panel of your computer allows you to disable the keyboard and mouse and optionally blank the screen until you enter the correct Power-on password. You must set the Power-on password before enabling this feature.Video BlankingDisabled EnabledThe Video Blanking Mode feature allows the computer to clear the video screen whenever the Keyboard Lock Button is pressed. Note that this only applies to displays connected to the embedded video in your system. You must set the Power-On Password and enable the keyboard lock feature before setting this feature.Power Switch LockDisabled EnabledThe Power Switch Lock feature allows the computer to disable the power switch and reset button whenever the Keyboard Lock Button is pressed. The power switch and reset button will remain disabled (locked) until you enter the correct Power-on Password. You must set the Power-on Password and enable the Keyboard Lock Button before enabling this feature.Start from Flexible DiskDisabled EnabledThis feature allows you to disable the computer's ability to start from the flexible disk drive. You can use this feature to prevent anyone from starting your computer using an unauthorized diskette.Writes to Flexible DiskDisabled EnabledThis feature allows you to prevent the computer from writing information to the flexible disk drives connected to the embedded-AT controller. The effect is similar to placing write-protect tabs on your 5.25 inch disketts. You can use this feature to prevent anyone from copying sensitive data to diskettes.Power-On PasswordThis system already has a Power-on password. The password can be altered or removed only at the time the system is powered up. At the Power-on password prompt, enter the password and a slash (/) to remove the password. Or, enter the new password after the slash. The network password feature must be disabled to do this. Setting a Power-on Password protects your computer from unauthorized use. Setting the Password allows you to select additional security features such as the Keyboard Lock Button, Network Server Mode, Video Blanking Mode, Reset Button Lock, and Power Switch Lock. The password can be altered or removed only at the time the system is powered up. At the Power-on password prompt, enter the password and a slash (/) to remove the password. Or, enter the new password after the slash. The network password feature must be disabled to do this. Enter new Power-on password:Enter Power-on password again to verify:The two passwords you typed do not match. Power-on password not set.The Power-on password will be set when you save the system configuration.Power-on password not set.You must set the Power-on password before you can enable this feature.You must enable the Keyboard Lock Button feature before enabling this feature.The Password Enable switch on the main board is not enabled. You must turn this switch to the ON position before you can set the password.FUNCTION="Dual Serial Ports"TYPE="COM,ASY"HELP="There are two built-in serial ports, A and B. You can configure port A as COM1, COM3, or Disabled. You can configure port B as COM2, COM4, or Disabled." SUBFUNCTION="Serial Port A"CHOICE="Disabled" DISABLE=YES CHOICE="COM1" SUBTYPE="COM1" FREE IRQ=4 PORT=3F8h-3FFh CHOICE="COM3" SUBTYPE="COM3" FREE IRQ=10 PORT=3E8h-3EFh SUBFUNCTION="Serial Port B"CHOICE="Disabled" DISABLE=YES CHOICE="COM2" SUBTYPE="COM2" FREE IRQ=3 PORT=2F8h-2FFh CHOICE="COM4" SUBTYPE="COM4" FREE IRQ=11 PORT=2E8h-2EFh System InformationFUNCTION="General System Information"TYPE="SYS"HELP="Press 'Enter' when done viewing the system information."CHOICE="Press 'Enter' to view" Press "Enter" when finished viewing. Option ROMs Found:none.Printer Ports:Serial Ports:NoneBIOS Version #:UnknownExtended Memory:Reserved Memory:Base Memory:Coprocessor Type:Processor Type:System: LH Series System: LH Plus System: LH Pro FUNCTION="System Memory"TYPE="MEM" SUBFUNCTION="Total Memory Installed"HELP="This is the total amount of memory (RAM) installed in your computer."CHOICE="%d MB" SUBFUNCTION="Memory Hole"HELP="Enables a memory hole in the specified DRAM space."CHOICE="No Memory Hole" FREE MEMORY=640K ADDRESS=0 WRITABLE=YES MEMTYPE=SYS CACHE=YES FREE MEMORY=1M ADDRESS=15M WRITABLE=YES MEMTYPE=SYS CACHE=YES CHOICE="15M-16M Memory Hole" FREE MEMORY=640K ADDRESS=0 WRITABLE=YES MEMTYPE=SYS CACHE=YES FUNCTION="Miscellaneous Features" SHOW=EXP HELP="These features allow the user to change various system settings."SUBFUNCTION="Fast I/O Recovery"HELP="This function controls the delay between back-to-back I/O bus cycles by reducing the number of BCLKS from 6.0 BCLKS (disabled) to 2.5 BCLKS (enabled) between cycles. Set this feature to 'Enabled' to improve performance."CHOICE="Disabled"CHOICE="Enabled" SUBFUNCTION="Alternate A20 Control"HELP="This function controls A20 switching and reset via port 92H. Set this feature to 'Compatible A20' unless your software absolutely requires it to be disabled!"CHOICE="Port 92h On, Compatible A20" SUBFUNCTION="Extended Memory Report Limit"HELP="This function controls the amount of extended memory reported by BIOS INT 15h function 88h and the amount configured in CMOS if it exceeds 15 MB."CHOICE="Special - Full Amount"CHOICE="Compatible - 15 MB Limit" SUBFUNCTION="15-16 MB Memory Control"HELP="You can disable the memory controller for addresses between 15 and 16 MB. Select Enabled unless you have been instructed otherwise."CHOICE="Enabled" FREE MEMORY=1M ADDRESS=15M WRITABLE=YES MEMTYPE=SYS CACHE=YES CHOICE="Disabled" SUBFUNCTION="15-16 MB Memory Control"HELP="You can disable the memory controller for addresses between 15 and 16 MB. Select Enabled unless you have been instructed otherwise."CHOICE="Enabled"CHOICE="Disabled" Keyboard Auto Repeat ControlFUNCTION="Keyboard Auto Repeat Control"HELP="These features control the keyboard auto repeat rate and delay."SUBFUNCTION="Keyboard Auto Repeat Delay"HELP="This setting specifies the amount of time (in ms) to elapse before auto repeat begins."CHOICE="" SUBFUNCTION="Keyboard Auto Repeat Speed"HELP="This setting specifies the speed (in characters/second) at which characters should repeat once auto repeat begins."CHOICE="" Keyboard Auto Repeat DelayThis setting specifies the amount of time to elapse before auto repeat begins.1/4 sec 1/2 sec 3/4 sec 1 secKeyboard Auto Repeat RateThis setting is the speed at which characters should repeat once auto repeat begins.30.0/sec 26.7/sec 21.8/sec 18.5/sec 13.3/sec 10.0/sec 6.0/sec 2.0/secFUNCTION="Video Configuration"TYPE="VID"SUBFUNCTION="Embedded Video Adapter Display"HELP="You can select the type of display connected to the embedded HP Super VGA (when it is enabled). Select Single Display if you are not using a secondary video adapter. Select Dual Display only if you are using a secondary video adapter. Select Embedded Video Disabled only if you are using a primary video adapter other than the embedded HP Super VGA."CHOICE="Single Display"SUBTYPE="VGA,EMB" FREE MEMORY=128K ADDRESS=0A0000h MEMTYPE=OTHER FREE MEMORY=32K ADDRESS=0C0000h MEMTYPE=OTHER FREE PORT=03B0h-03BBh PORT=03BFh-03DFh CHOICE="Dual Display"SUBTYPE="VGA,EMB" FREE MEMORY=64K ADDRESS=0A0000h MEMTYPE=OTHER FREE MEMORY=32K ADDRESS=0B8000h MEMTYPE=OTHER FREE MEMORY=32K ADDRESS=0C0000h MEMTYPE=OTHER FREE PORT=03C0h-03DFh CHOICE="Disabled" SUBFUNCTION="Primary Video Adapter Type"HELP="Select the Primary display type you are using."CHOICE="VGA/EGA"CHOICE="CGA80"CHOICE="CGA40"CHOICE="Mono"CHOICE="Not Installed" English French German Spanish ItalianSystem LanguageFUNCTION="System Language"HELP="This feature allows you to change the system language." SUBFUNCTION="System Language"HELP="Select the system language."CHOICE=""Select the system language.Enter time as HH:MM:SS The time can be set as on a 24-hour clock.Enter date as MM/DD/YY System Date and TimeInvalid CMOS date/time - setting defaults.FUNCTION="System Date and Time" TYPE="SYS"HELP="Enter the correct date and time"CHOICE="Press 'Enter' to set Date and Time" New Time:Current Time: New Date:Current Date:FUNCTION="Advanced PCI Device Configuration"SUBFUNCTION="PCI Bridge Request Mask Timer"CHOICE="Disabled"CHOICE="Enabled"SUBFUNCTION="Slot 9 Bus Master"CHOICE="Disabled"CHOICE="Enabled"SUBFUNCTION="SCSI A Bus Master"CHOICE="Disabled"CHOICE="Enabled"SUBFUNCTION="SCSI B Bus Master"CHOICE="Disabled"CHOICE="Enabled" SUBFUNCTION="INTEL_82C440FX Registers"CHOICE="Press 'Enter' to edit"INTEL_82C440FX RegistersWhen this bit is disabled,it restricts pipelining of PCI to DRAM write cycleWhen this bit is enabled, DBX is allowed to combine back-to-back sequential CPU to PCI writes (Dword or larger) into a single PCI write burstWhen disabled, all posted writes in the DBX are retired before a CPU or PCI read access is servicedThe number of clocks programmmed in this field represents the guaranteed time slice (measured in PCI clocks) allocatted to the PMC, after which it must complete the current data transfer phase and then surrender the bus as soon as its bus grant is removed.For example, if the MLT Register is programmed to 18h, then the value is 24 PCI clocksThis bits provide software configurability of selecting ECC mode/parity or non-parity mode. Note that after reset, non-parity mode is enabled.This bit selects the I/O buffer strength of MAA[1:0] signalshelp1 = 4 host clocks, 0 = 3 host clocksIf DRQE is set to a 1, the internal 4-deep refresh queue is enabled with 4th request being the priority request. All refresh requests are queued.If this bit is set to 0, the refreesh queue is disabled and all refreshes are priority reuqestsWhen MAWS=1, one additional wait state is inserted before the assertion of the first MAxx and CASx#/RASx# assertion during DRAM read or write leadoff cycles. This affects page hit and row miss cases. When both MAWS and RCD bits are set, the MAWS functionality overrides1=One clock between the assertion s of RASx# and CASx#. 0=Zero clocks. This has no impact on page hit cases and affects only Row and Page misses The DRAM write burst timings are contolled by the DWBT field. Slower rates may be required in certain system designs to support looase layouts or slower memories Most system designes will be able to use one of the faster burst mode timings. The timing used depends on the type of DRAM on a per-row basis, as indicated by the DRT registerThe DRAM read burst timings are controlled by the DRBT field. Slower rates may be required in certain system designs to support loose layouts or slower memories. Most system designeds will be able to use one of the faster burst mode timings. m The timing used depends on the type of DRAM on a per-row basis, as indicated by the DRT register1=RAS only. 0=CAS-before-RASThe MTT value is the guaranteed time slice that the PMC's arbitor allows a PCI initiator tp perform multiple back-to-back transactions on the PCI bus. It can be programmed with 8 clock granularity in the same manner as the MLT. For example, if the MTT is programmed to 20h, then the selected value corresponds to the time period of 32 PCI clocksThe count value indicates the number of host clocks, during which the CPU transaction at the top of the in-order queue is stalled in its snoop phase. Once the counter value has expired the pending CPU to PCI cycle is deferred if there is another transaction pending in the in-order queue.PCI to DRAM Pipeline EnablePCI Burst Write Combining EnableRead-Around-Write EnableMaster Latency Timer Count ValueDRAM Data Integrity ModeLower Memory Address Buffer Set ACAS[3]# Buffer Strength EnableRAS Precharge EnableDRAM Rfresh Queue EnableMA Wait StateRASx# to CASx# DelayDRAM Write Burst TimingDRAM Read Burst TimingDRAM Rfresh TypeMulti-Transaction Timer Count ValueCPU Latency Timer Registerk j !ƒBk !ރjkj 0 1Bit 0 Bit 1Bit 0 Bit 1 Bit 2 Bit 3 Bit 4Bit 0 Bit 1 Bit 2 Bit 3 Bit 4 Bit 5 Bit 6 Bit 7PMC 0D::3 PMC 0D::4 PMC 0D::5 PMC 0D::6 PMC 0D::7PMC 50::4 PMC 50::5PMC 58::2 PMC 58::3PMC 58::4 PMC 58::5PMC 70::3 PMC 70::4 PMC 70::5 PMC 70::6 PMC 70::7PMC 71::0 PMC 71::1 PMC 71::2 PMC 71::3 PMC 71::4 #0i ik] #Li ik^ #ni ik^ #i ik_ #i i lZ` #i ik` #i ik(a #j ik.a #j ikTa #6j ikFb #Dj VikVc #Zj i4lc #rj iHl>e #j ikf #j i\lf #j ilhSHOW=EXP %xh 0 100h 01h 02h 03h 04h 05h 06h 07h 08h 09h 0Ah 0Bh 0Ch 0Dh 0Eh 0Fh00 01 10 110 100h 01h 02h 03h 04h 05h 06h 07h 08h 09h 0Ah 0Bh 0Ch 0Dh 0Eh 0Fh 10h 11h 12h 13h 14h 15h 16h 17h 18h 19h 1Ah 1Bh 1Ch 1Dh 1Eh 1Fh00h 01h 02h 03h 04h 05h 06h 07h 08h 09h 0Ah 0Bh 0Ch 0Dh 0Eh 0Fh 10h 11h 12h 13h 14h 15h 16h 17h 18h 19h 1Ah 1Bh 1Ch 1Dh 1Eh 1Fh 20h 21h 22h 23h 24h 25h 26h 27h 28h 29h 2Ah 2Bh 2Ch 2Dh 2Eh 2Fh 30h 31h 32h 33h 34h 35h 36h 37h 38h 39h 3Ah 3Bh 3Ch 3Dh 3Eh 3Fh 40h 41h 42h 43h 44h 45h 46h 47h 48h 49h 4Ah 4Bh 4Ch 4Dh 4Eh 4Fh 50h 51h 52h 53h 54h 55h 56h 57h 58h 59h 5Ah 5Bh 5Ch 5Dh 5Eh 5Fh 60h 61h 62h 63h 64h 65h 66h 67h 68h 69h 6Ah 6Bh 6Ch 6Dh 6Eh 6Fh 70h 71h 72h 73h 74h 75h 76h 77h 78h 79h 7Ah 7Bh 7Ch 7Dh 7Eh 7Fh 80h 81h 82h 83h 84h 85h 86h 87h 88h 89h 8Ah 8Bh 8Ch 8Dh 8Eh 8Fh 90h 91h 92h 93h 94h 95h 96h 97h 98h 99h 9Ah 9Bh 9Ch 9Dh 9Eh 9Fh A0h A1h A2h A3h A4h A5h A6h A7h A8h A9h AAh ABh ACh ADh AEh AFh B0h B1h B2h B3h B4h B5h B6h B7h B8h B9h BAh BBh BCh BDh BEh BFh C0h C1h C2h C3h C4h C5h C6h C7h C8h C9h CAh CBh CCh CDh CEh CFh D0h D1h D2h D3h D4h D5h D6h D7h D8h D9h DAh DBh DCh DDh DEh DFh E0h E1h E2h E3h E4h E5h E6h E7h E8h E9h EAh EBh ECh EDh EEh EFh F0h F1h F2h F3h F4h F5h F6h F7h F8h F9h FAh FBh FCh FDh FEh FFh0 10 10 10 10 10 10 10 10 10 10 1000 001 010 011 100 101 110 111t # o ut ## 2hp8ut #" odu u ##D htu8u #b ltudu ##| ptuu # ttvu ## xt@vu %# olvv %##  |tv@v *# "tvlv *## $tvv /# &owv /## (tHwv 4#4 *ttww 4## ,twHw 9##d .ttw >## 0o0 10 10 10 10 10 10 10 10 10 1 # 6wLxw ## 8wxx x # :wtLx ## ot 9## 4hpxx >#8 <w(yx >##  >wTyx C#f @oy(y C##t BwyTy H# Dwyy H## Fwzy M## Hw0zy R# Jw\zz R## Lo0z W# Nhpz # 4ozz ## Po {z # Ro8{z ## Tod{ { #. Vot8{ ##J XoSHOW=EXP %xh 150 MHz166 MHz180 MHz200 MHz40 MHz50 MHz60 MHz66 MHz75 MHz80 MHz83 MHz90 MHz100 MHz120 MHz132 MHz133 MHz{{{{{{{{{{{{{| ||133 MHz150 MHz166 MHz180 MHz200 MHz\|d|l|t|||JZtJ|JڄtJ|JtJ|JtJ}JtJH}K tJt}K:tJ802878038780486 Internal80487SXInternal6}}}}}}"KBtJ~4K`tJ8086801868028680386 or 80386SX8048680486SXh~m~s~y~~~<~2~tJ%04xh %4xh %dk @ and WeitekWeitek%dK%dM%dK%d.%02d.%02d(OVL %d.%02d)` % 8U셏URU4  TЅUT`4 YZ(2B(5 E,BzCE$BzC :4:(: <l<= H>Z>l> ;P;; ??? @@@NҀz*NҀz*iiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiii